

PIC18F2220/2320/4220/4320 Data Sheet

28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002



28/40/44-Pin High-Performance, Enhanced Flash MCUs with 10-bit A/D and nanoWatt Technology

Low-Power Features:

- Power-Managed modes:
 - Run: CPU on, peripherals on
 - Idle: CPU off, peripherals on
 - Sleep: CPU off, peripherals off
- Power Consumption modes:
 - PRI_RUN: 150 μA, 1 MHz, 2V
 - PRI_IDLE: 37 μA, 1 MHz, 2V
 - SEC_RUN: 14 μA, 32 kHz, 2V
 - SEC_IDLE: 5.8 μA, 32 kHz, 2V
 - RC_RUN: 110 μA, 1 MHz, 2V
 - RC_IDLE: 52 μA, 1 MHz, 2V
 - Sleep: 0.1 μA, 1 MHz, 2V
- Timer1 Oscillator: 1.1 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA
- Two-Speed Oscillator Start-up

Oscillators:

- Four Crystal modes:
 - LP, XT, HS: up to 25 MHz
- HSPLL: 4-10 MHz (16-40 MHz internal)
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- Internal oscillator block:
 - 8 user selectable frequencies: 31 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz, 8 MHz
 - 125 kHz-8 MHz calibrated to 1%
 - Two modes select one or two I/O pins
 - OSCTUNE Allows user to shift frequency
- Secondary oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:

- High current sink/source 25 mA/25 mA
- Three external interrupts
- Up to 2 Capture/Compare/PWM (CCP) modules:
 - Capture is 16-bit, max. resolution is 6.25 ns (TCY/16)
 - Compare is 16-bit, max. resolution is 100 ns (TCY)
- PWM output: PWM resolution is 1 to 10-bit
- Enhanced Capture/Compare/PWM (ECCP) module:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead-time
 - Auto-Shutdown and Auto-Restart
- Compatible 10-bit, up to 13-channel Analog-to-Digital Converter module (A/D) with programmable acquisition time
- Dual analog comparators
- Addressable USART module:
 - RS-232 operation using internal oscillator block (no external crystal required)


Special Microcontroller Features:

- 100,000 erase/write cycle Enhanced Flash program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Flash/Data EEPROM Retention: > 40 years
- Self-programmable under software control
- · Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 41 ms to 131s2% stability over VDD and Temperature
- Single-supply 5V In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Wide operating voltage range: 2.0V to 5.5V

	Prog	Program Memory		Data Memory				MS	SSP		ors		
Device	Flash (bytes)	# Single Word Instructions	SRAM (bytes)	EEPROM (bytes)	-		CCP/ ECCP (PWM)	SPI™	Master I ² C™	USART	Comparato	Timers 8/16-bit	
PIC18F2220	4096	2048	512	256	25	10	2/0	Y	Y	Y	2	2/3	
PIC18F2320	8192	4096	512	256	25	10	2/0	Y	Y	Y	2	2/3	
PIC18F4220	4096	2048	512	256	36	13	1/1	Y	Y	Y	2	2/3	
PIC18F4320	8192	4096	512	256	36	13	1/1	Y	Y	Y	2	2/3	

Pin Diagrams

SPDIP, SOIC



* RB3 is the alternate pin for the CCP2 pin multiplexing.

Note: Pin compatible with 40-pin PIC16C7X devices.

PIC18F2220/2320/4220/4320

Pin Diagrams (Cont.'d)




Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	
3.0	Power-Managed Modes	29
4.0	Reset	43
5.0	Memory Organization	53
6.0	Flash Program Memory	71
7.0	Data EEPROM Memory	81
8.0	8 X 8 Hardware Multiplier	85
9.0	Interrupts	87
10.0	I/O Ports	101
11.0	Timer0 Module	117
12.0	Timer1 Module	121
13.0	Timer2 Module	127
14.0	Timer3 Module	129
15.0	Capture/Compare/PWM (CCP) Modules	133
16.0	Enhanced Capture/Compare/PWM (ECCP) Module	141
17.0	Master Synchronous Serial Port (MSSP) Module	155
18.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	195
19.0	10-bit Analog-to-Digital Converter (A/D) Module	
20.0	Comparator Module	221
21.0	Comparator Voltage Reference Module	227
22.0	Low-Voltage Detect	231
23.0	Special Features of the CPU	237
24.0	Instruction Set Summary	255
25.0	Development Support	299
26.0	Electrical Characteristics	303
27.0	DC and AC Characteristics Graphs and Tables	341
28.0	Packaging Information	359
	ndix A: Revision History	
Appe	ndix B: Device Differences	367
Appe	ndix C: Conversion Considerations	368
Appe	ndix D: Migration from Baseline to Enhanced Devices	368
Appe	ndix E: Migration from Mid-range to Enhanced Devices	369
	ndix F: Migration from High-end to Enhanced Devices	
Index	· · · · · · · · · · · · · · · · · · ·	371
The N	/icrochip Web Site	381
	omer Change Notification Service	
Custo	omer Support	381
	er Response	
PIC1	8F2220/2320/4220/4320 Product Identification System	383

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

PIC18F4220

- PIC18F2220
- PIC18F2320 PIC18F4320

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price with the addition of highendurance Enhanced Flash program memory. On top of these features, the PIC18F2220/2320/4220/4320 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2220/2320/4220/4320 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled, but the peripherals are still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-fly Mode Switching:** The power-managed modes are invoked by user code during operation, allowing the user to incorporate power saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.8 and 2.2 μ A, respectively.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2220/2320/4220/4320 family offer nine different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input with the second pin reassigned as general I/O).
- Two External RC Oscillator modes with the same pin options as the External Clock modes.
- An internal oscillator block, which provides a 31 kHz INTRC clock and an 8 MHz clock with 6 program selectable divider ratios (4 MHz to 125 kHz) for a total of 8 clock frequencies.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available. This allows for code execution during what would otherwise be the clock start-up interval and can even allow an application to perform routine background activities and return to Sleep without returning to full power operation.

1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Enhanced CCP Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include Auto-Shutdown for disabling PWM outputs on interrupt or other select conditions and Auto-Restart to reactivate outputs once the condition has cleared.
- Addressable USART: This serial communication module is capable of standard RS-232 operation using the internal oscillator block, removing the need for an external crystal (and its accompanying power requirement) in applications that talk to the outside world.
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 2 minutes, that is stable across operating voltage and temperature.

1.3 Details on Individual Family Members

Devices in the PIC18F2220/2320/4220/4320 family are available in 28-pin (PIC18F2X20) and 40/44-pin (PIC18F4X20) packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- 1. Flash program memory (4 Kbytes for PIC18FX220 devices, 8 Kbytes for PIC18FX320)
- 2. A/D channels (10 for PIC18F2X20 devices, 13 for PIC18F4X20 devices)


- I/O ports (3 bidirectional ports and 1 input only port on PIC18F2X20 devices, 5 bidirectional ports on PIC18F4X20 devices)
- CCP and Enhanced CCP implementation (PIC18F2X20 devices have 2 standard CCP modules, PIC18F4X20 devices have one standard CCP module and one ECCP module)
- 5. Parallel Slave Port (present only on PIC18F4X20 devices)

All other features for devices in this family are identical. These are summarized in Table 1-1.


The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Features	PIC18F2220	PIC18F2320	PIC18F4220	PIC18F4320
Operating Frequency	DC – 40 MHz			
Program Memory (Bytes)	4096	8192	4096	8192
Program Memory (Instructions)	2048	4096	2048	4096
Data Memory (Bytes)	512	512	512	512
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C (E)	Ports A, B, C (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/ Compare/PWM Modules	0	0	1	1
Serial Communications	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART
Parallel Communications (PSP)	No	No	Yes	Yes
10-bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT			
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions
Packages	28-pin SPDIP 28-pin SOIC	28-pin SPDIP 28-pin SOIC	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN

TABLE 1-1: DEVICE FEATURES



PIC18F2220/2320/4220/4320



	Pin N	umber	Pin	Buffer	Dava 1 (f. 1
Pin Name	PDIP	SOIC	Туре	Туре	Description
MCLR/Vpp/RE3 MCLR	1	1	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP RE3			P I	ST	Programming voltage input. Digital input.
OSC1/CLKI/RA7 OSC1	9	9	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input.
CLKI			I	CMOS	ST buffer when configured in RC mode, CMOS otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins
RA7			I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	10	10	о	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO			0	—	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate
RA6			I/O	TTL	General purpose I/O pin.
RA0/AN0 RA0 AN0	2	2	I/O I	TTL Analog	PORTA is a bidirectional I/O port. Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	3	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	4	I/O I I O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D Reference Voltage (Low) input. Comparator Reference Voltage output.
RA3/AN3/Vref+ RA3 AN3 Vref+	5	5	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D Reference Voltage (High) input.
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	6	I/O I O	ST/OD ST	Digital I/O. Open-drain when configured as output. Timer0 external clock input. Comparator 1 output.
RA5/AN4/SS/LVDIN/C2OUT RA5 AN4 SS LVDIN C2OUT RA6	7	7	I/O - - 0	TTL Analog TTL Analog —	Digital I/O. Analog input 4. SPI Slave Select input. Low-Voltage Detect input. Comparator 2 output. See the OSC2/CLKO/RA6 pin.
RA7 Legend: TTL = TTL comp ST = Schmitt Tr			ith CM	OS levels	See the OSC1/CLKI/RA7 pin. CMOS = CMOS compatible input or output I = Input
O = Output OD = Open-drai	n (no c	diode to	o Vdd)		P = Power

Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.
2: Alternate assignment for CCP2 when CCP2MX is cleared.

Din Nama	Pin N	Pin Number		Buffer	Deperintion		
Pin Name	PDIP	SOIC	Туре	Туре	Description		
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/AN12/INT0 RB0 AN12 INT0	21	21	I/O I I	TTL Analog ST	Digital I/O. Analog input 12. External interrupt 0.		
RB1/AN10/INT1 RB1 AN10 INT1	22	22	I/O I I	TTL Analog ST	Digital I/O. Analog input 10. External interrupt 1.		
RB2/AN8/INT2 RB2 AN8 INT2	23	23	I/O I I	TTL Analog ST	Digital I/O. Analog input 8. External interrupt 2.		
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	24	24	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture2 input, Compare2 output, PWM2 output.		
RB4/AN11/KBI0 RB4 AN11 KBI0	25	25	I/O I I	TTL Analog TTL	Digital I/O. Analog input 11. Interrupt-on-change pin.		
RB5/KBI1/PGM RB5 KBI1 PGM	26	26	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-voltage ICSP programming enable pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	27	27	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	28	28	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		
Legend: TTL = TTL c ST = Schmi O = Outpu OD = Open-	tt Trigger i t	nput w			CMOS = CMOS compatible input or output I = Input P = Power		

TABLE 1-2: PIC18F2220/2320 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

Din Norra	Pin Number		Pin	Buffer	Decariation		
Pin Name	PDIP	SOIC	Туре	Туре	Description		
					PORTC is a bidirectional I/O port.		
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	11	11	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.		
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽²⁾	12	12	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.		
RC2/CCP1/P1A RC2 CCP1 P1A	13	13	I/O I/O O	ST ST	Digital I/O. Capture1 input/Compare1 output/PWM1 output. Enhanced CCP1 output.		
RC3/SCK/SCL RC3 SCK SCL	14	14	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.		
RC4/SDI/SDA RC4 SDI SDA	15	15	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.		
RC5/SDO RC5 SDO	16	16	I/O O	ST —	Digital I/O. SPI data out.		
RC6/TX/CK RC6 TX CK	17	17	I/O O I/O	ST — ST	Digital I/O. USART asynchronous transmit. USART synchronous clock (see related RX/DT).		
RC7/RX/DT RC7 RX DT	18	18	I/O I I/O	ST ST ST	Digital I/O. USART asynchronous receive. USART synchronous data (see related TX/CK).		
RE3		—	—		See MCLR/VPP/RE3 pin.		
Vss	8, 19	8, 19	Р		Ground reference for logic and I/O pins.		
Vdd	20	20	Р	_	Positive supply for logic and I/O pins.		

TABLE 1-2: PIC18F2220/2320 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

2: Alternate assignment for CCP2 when CCP2MX is cleared.

OD = Open-drain (no diode to VDD)

TABLE 1-3: PIC18F4220/4320 PINOUT I/O DESCRIPTIONS

	Pin Number			Pin	Buffer	
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description
MCLR/Vpp/RE3 MCLR Vpp	1	18	18	I P	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device. Programming voltage input.
RE3				I	ST	Digital input.
OSC1/CLKI/RA7 OSC1 CLKI	13	30	32	I	ST CMOS	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI,
RA7				I/O	TTL	OSC2/CLKO pins.) General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	31	33	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO RA6				0 I/O	TTL	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate General purpose I/O pin.
						PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	21	21	I/O I I O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (Low) input. Comparator reference voltage output.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (High) input.
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	23	23	I/O I O	ST/OD ST —	Digital I/O. Open-drain when configured as output. Timer0 external clock input. Comparator 1 output.
RA5/AN4/ S S/LVDIN/ C2OUT RA5 <u>AN4</u> SS LVDIN C2OUT	7	24	24	I/O I I O	TTL Analog TTL Analog —	Digital I/O. Analog input 4. SPI slave select input. Low-Voltage Detect input. Comparator 2 output.
RA6						See the OSC2/CLKO/RA6 pin.
RA7						See the OSC1/CLKI/RA7 pin.
O = Outp	nitt Triç out	tible ing gger inp (no dio	out with		S levels	CMOS = CMOS compatible input or output I = Input P = Power

Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

Din Nama	Pi	n Numb	ber	Pin Buffer	Buffer	Description		
Pin Name	PDIP	TQFP QFN		Туре	Туре	Description		
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/AN12/INT0 RB0 AN12 INT0	33	8	9	I/O I I	TTL Analog ST	Digital I/O. Analog input 12. External interrupt 0.		
RB1/AN10/INT1 RB1 AN10 INT1	34	9	10	I/O I I	TTL Analog ST	Digital I/O. Analog input 10. External interrupt 1.		
RB2/AN8/INT2 RB2 AN8 INT2	35	10	11	I/O I I	TTL Analog ST	Digital I/O. Analog input 8. External interrupt 2.		
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	36	11	12	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture2 input, Compare2 output, PWM2 output.		
RB4/AN11/KBI0 RB4 AN11 KBI0	37	14	14	I/O I I	TTL Analog TTL	Digital I/O. Analog input 11. Interrupt-on-change pin.		
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-voltage ICSP programming enable pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		

TABLE 1-3: PIC18F4220/4320 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels O = Output

P = Power

OD = Open-drain (no diode to VDD)

Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

Pin Name	Pi	n Numl	ber	Pin	Buffer	Description			
Pin Name	PDIP	TQFP	TQFP QFN		Туре	Description			
						PORTC is a bidirectional I/O port.			
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	15	32	34	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.			
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽²⁾	16	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.			
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	I/O I/O O	ST ST	Digital I/O. Capture1 input/Compare1 output/PWM1 output. Enhanced CCP1 output.			
RC3/SCK/SCL RC3 SCK SCL	18	37	37	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.			
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.			
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.			
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. USART asynchronous transmit. USART synchronous clock (see related RX/DT).			
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. USART asynchronous receive. USART synchronous data (see related TX/CK).			
Legend: TTL = TTL ST = Sch O = Out	mitt Trig			CMOS	CMOS = CMOS compatible input or output I = Input P = Power				

PIC18F4220/4320 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

Ρ

OD = Open-drain (no diode to VDD)

Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

Din Nomo	Pin Number			Pin Bu	Buffer	Deparintion
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description
						PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled.
RD0/PSP0 RD0 PSP0	19	38	38	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD1/PSP1 RD1 PSP1	20	39	39	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD2/PSP2 RD2 PSP2	21	40	40	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD3/PSP3 RD3 PSP3	22	41	41	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD4/PSP4 RD4 PSP4	27	2	2	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.
RD7/PSP7/P1D RD7 PSP7 P1D	30	5	5	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.

TABLE 1-3:	PIC18F4220/4320	PINOUT I/O	DESCRIPTIONS (CONTINUED)

I = Input P = Power

O = Output

OD = Open-drain (no diode to VDD)

Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

Pin Name	Pin Number		Pin Buffer		Description			
	PDIP	TQFP	QFN	Туре	Туре	Description		
						PORTE is a bidirectional I/O port.		
RE0/AN5/RD	8	25	25					
RE0				I/O	ST	Digital I/O.		
AN5					Analog	Analog input 5.		
RD				I	TTL	Read control for Parallel Slave Port		
						(see also \overline{WR} and \overline{CS} pins).		
RE1/AN6/WR	9	26	26					
RE1				I/O	ST	Digital I/O.		
AN6					Analog	Analog input 6.		
WR				I	TTL	Write control for Parallel Slave Port		
						(see CS and RD pins).		
RE2/AN7/CS	10	27	27					
RE2				I/O	ST	Digital I/O.		
<u>AN</u> 7				I	Analog	Analog input 7.		
CS				I	TTL	Chip select control for Parallel Slave Port		
						(see related \overline{RD} and \overline{WR}).		
RE3	1	18	18		_	See MCLR/VPP/RE3 pin.		
Vss	12,	6, 29	6, 30,	Р	_	Ground reference for logic and I/O pins.		
	31		31					
Vdd	11, 32	7, 28	7, 8,	Р	_	Positive supply for logic and I/O pins.		
			28, 29					
NC	_	—	13	NC	NC	No connect.		
Legend: TTL = TTL	compa	tible inp	out			CMOS = CMOS compatible input or output		

TABLE 1-3: PIC18F4220/4320 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels

= Input Ρ = Power

O = Output OD = Open-drain (no diode to VDD)

Note 1: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F2X20 and PIC18F4X20 devices can be operated in ten different oscillator modes. The user can program the configuration bits, Fosc3:Fosc0, in Configuration Register 1H to select one of these ten modes:

- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with FOSC/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6

2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)




TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used:						
Mode Freq OSC1 OSC2						
ХТ	455 kHz	56 pF	56 pF			
	2.0 MHz	47 pF	47 pF			
	4.0 MHz	33 pF	33 pF			
HS	8.0 MHz	27 pF	27 pF			
	16.0 MHz	22 pF	22 pF			

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These** values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes on page 20 for additional information.

Resonators Used:					
455 kHz 4.0 MHz					
2.0 MHz 8.0 MHz					
16.0 MHz					

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal	Typical Capacitor Values Tested:			
	Freq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	1 MHz	33 pF	33 pF		
	4 MHz	27 pF	27 pF		
HS	4 MHz	27 pF	27 pF		
	8 MHz	22 pF	22 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.


Crystals Used:					
32 kHz	4 MHz				
200 kHz	8 MHz				
1 MHz	20 MHz				

- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.



EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




2.3 HSPLL

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency crystal oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals.

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz.

The PLL is enabled only when the oscillator configuration bits are programmed for HSPLL mode. If programmed for any other mode, the PLL is not enabled.

FIGURE 2-3: PLL BLOCK DIAGRAM




2.4 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.







2.5 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-6 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.



The RCIO Oscillator mode (Figure 2-7) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).



2.6 Internal Oscillator Block

The PIC18F2X20/4X20 devices include an internal oscillator block which generates two different clock signals. Either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source which can be used to directly drive the system clock. It also drives a postscaler which can provide a range of clock frequencies from 125 kHz to 4 MHz. The INTOSC output is enabled when a system clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC) which provides a 31 kHz output. The INTRC oscillator is enabled by selecting the internal oscillator block as the system clock source or when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 23.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 26).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

2.6.2 INTRC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz. This changes the frequency of the INTRC source from its nominal 31.25 kHz. Peripherals and features that depend on the INTRC source will be affected by this shift in frequency.

Once set during factory calibration, the INTRC frequency will remain within $\pm 1\%$ as temperature and VDD change across their full specified operating ranges.

2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately $8 * 32 \,\mu\text{s} = 256 \,\mu\text{s}$). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

'0' = Bit is cleared

x = Bit is unknown

REGISTER 2-1:	OSCTUNE: OSCILLATOR TUNING REGISTER							
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
	bit 7							bit 0
bit 7-6	Unimpleme	nted: Read	l as '0'					
bit 5-0	TUN<5:0>:	Frequency	Tuning bits					
	011111 = M	laximum fre	equency (+1	2.5%, appro	ximately)			
	•	•						
	•	•						
	000001							
	000000 = C	enter frequ	ency. Oscilla	ator module	is running a	t the calibra	ted frequenc	ÿ.
	111111							
	•	•						
	• 100000 M	• linimum fra	auonov (10		imataly			
	100000 = M		quency (-12	.5%, approx	imatery)			
	Legend:							
	R = Readab	le bit	W = W	ritable bit	U = Unim	plemented l	bit, read as '	0'

'1' = Bit is set

-n = Value at POR

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F2X20 and PIC18F4X20 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F2X20/4X20 devices offer two alternate clock sources. When enabled, these give additional options for switching to the various power-managed operating modes.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined on POR by the contents of Configuration Register 1H. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F2X20/4X20 devices offer only the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a real-time clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T1CKI and RC1/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.2 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F2X20/4X20 devices are shown in Figure 2-8. See **Section 12.0 "Timer1 Module"** for further details of the Timer1 oscillator. See **Section 23.1 "Configuration Bits**" for Configuration register details.

2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the system clock's operation, both in full power operation and in power-managed modes.


The System Clock Select bits, SCS1:SCS0, select the clock source that is used when the device is operating in power-managed modes. The available clock sources are the primary clock (defined in Configuration Register 1H), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock selection has no effect until a SLEEP instruction is executed and the device enters a power-managed mode of operation. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block that is used to drive the system clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the six frequencies derived from the INTOSC postscaler (125 kHz to 4 MHz). If the internal oscillator block is supplying the system clock, changing the states of these bits will have an immediate change on the internal oscillator's output.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the system clock. The OSTS indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the system clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the system clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the system clock in secondary clock modes. If none of these bits are set, the INTRC is providing the system clock, or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls the selective shutdown of the controller's CPU in power-managed modes. The use of these bits is discussed in more detail in **Section 3.0 "Power-Managed Modes"**.

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to set the SCS0 bit will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.



PIC18F2220/2320/4220/4320

REGISTER 2-2: OSCCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit 7							bit 0

bit 7 IDLEN: Idle Enable bit

1 = Idle mode enabled; CPU core is not clocked in power-managed modes
 0 = Run mode enabled; CPU core is clocked in power-managed modes

- bit 6-4 IRCF2:IRCF0: Internal Oscillator Frequency Select bits
 - 111 = 8 MHz (8 MHz source drives clock directly)
 - 110 = 4 MHz
 - 101 = 2 MHz
 - 100 = 1 MHz
 - 011 = 500 kHz
 - 010 = 250 kHz 001 = 125 kHz
 - 000 = 31 kHz (INTRC source drives clock directly)
- bit 3 **OSTS:** Oscillator Start-up Time-out Status bit⁽¹⁾
 - 3 **OSTS:** Oscillator Start-up Time-out Status bit
 - 1 = Oscillator start-up time-out timer has expired; primary oscillator is running
 - 0 = Oscillator start-up time-out timer is running; primary oscillator is not ready
- bit 2 **IOFS:** INTOSC Frequency Stable bit
 - 1 = INTOSC frequency is stable
 - 0 = INTOSC frequency is not stable
- bit 1-0 SCS1:SCS0: System Clock Select bits
 - 1x = Internal oscillator block (RC modes)
 - 01 = Timer1 oscillator (Secondary modes)⁽²⁾
 - 00 = Primary oscillator (Sleep and PRI_IDLE modes)
 - **Note 1:** Depends on state of IESO bit in Configuration Register 1H.
 - 2: SCS0 may not be set while T1OSCEN (T1CON<3>) is clear.

Γ	Legend:			
	R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.7.2 OSCILLATOR TRANSITIONS

The PIC18F2X20/4X20 devices contain circuitry to prevent clocking "glitches" when switching between clock sources. A short pause in the system clock occurs during the clock switch. The length of this pause is between 8 and 9 clock periods of the new clock source. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

2.8 Effects of Power-Managed Modes on the Various Clock Sources

When the device executes a SLEEP instruction, the system is switched to one of the power-managed modes, depending on the state of the IDLEN and SCS1:SCS0 bits of the OSCCON register. See Section 3.0 "Power-Managed Modes" for details.

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the system clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the system clock source. The INTRC output can be used directly to provide the system clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 23.2 "Watchdog Timer (WDT)" through Section 23.4 "Fail-Safe Clock Monitor"). The INTOSC output at 8 MHz may be used directly to clock the system or may be divided down first. The INTOSC output is disabled if the system clock is provided directly from the INTRC output. If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a realtime clock. Other features may be operating that do not require a system clock source (i.e., SSP slave, PSP, INTn pins, A/D conversions and others).

2.9 Power-up Delays

Power-up delays are controlled by two timers so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see Section 4.1 "Power-on Reset (POR)" through Section 4.5 "Brown-out Reset (BOR)".

The first timer is the Power-up Timer (PWRT) which provides a fixed delay on power-up (parameter 33, Table 26-10), if enabled, in Configuration Register 2L. The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, the device is kept in Reset for an additional 2 ms, following the HS mode OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of 5 to 10 μ s, following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

OSC Mode	OSC1 Pin	OSC2 Pin
RC, INTIO1	Floating, external resistor should pull high	At logic low (clock/4 output)
RCIO, INTIO2	Floating, external resistor should pull high	Configured as PORTA, bit 6
ECIO	Floating, pulled by external clock	Configured as PORTA, bit 6
EC	Floating, pulled by external clock	At logic low (clock/4 output)
LP, XT, and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

 TABLE 2-3:
 OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-1 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

NOTES:

3.0 POWER-MANAGED MODES

The PIC18F2X20 and PIC18F4X20 devices offer a total of six operating modes for more efficient power management (see Table 3-1). These operating modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Sleep mode
- Idle modes
- Run modes

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or INTOSC multiplexer); the Sleep mode does not use a clock source.

The clock switching feature offered in other PIC18 devices (i.e., using the Timer1 oscillator in place of the primary oscillator) and the Sleep mode offered by all PIC[®] devices (where all system clocks are stopped) are both offered in the PIC18F2X20/4X20 devices (SEC_RUN and Sleep modes, respectively). However, additional power-managed modes are available that allow the user greater flexibility in determining what portions of the device are operating. The power-managed modes are event driven; that is, some specific event must occur for the device to enter or (more particularly) exit these operating modes.

For PIC18F2X20/4X20 devices, the power-managed modes are invoked by using the existing SLEEP instruction. All modes exit to PRI_RUN mode when triggered by an interrupt, a Reset, or a WDT time-out (PRI_RUN mode is the normal full power execution mode; the CPU and peripherals are clocked by the primary oscillator source). In addition, power-managed Run modes may also exit to Sleep mode or their corresponding Idle mode.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires deciding if the CPU is to be clocked or not and selecting a clock source. The IDLEN bit controls CPU clocking while the SC1:SCS0 bits select a clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The clock source is selected by setting the SCS bits of the OSCCON register. Three clock sources are available for use in power-managed Idle modes: the primary clock (as configured in Configuration Register 1H), the secondary clock (Timer1 oscillator) and the internal oscillator block. The secondary and internal oscillator block sources are available for the power-managed modes (PRI_RUN mode is the normal full power execution mode; the CPU and peripherals are clocked by the primary oscillator source).

	osco	OSCCON Bits		Clocking	
Mode	IDLEN <7>	SCS1:SCS0 <1:0>	CPU	Peripherals	Available Clock and Oscillator Source
Sleep	0	00	Off	Off	None – All clocks are disabled
PRI_RUN	0	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC, INTRC ⁽¹⁾ . This is the normal full power execution mode.
SEC_RUN	0	01	Clocked	Clocked	Secondary – Timer1 Oscillator
RC_RUN	0	1x	Clocked	Clocked	Internal Oscillator Block ⁽¹⁾
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽¹⁾

TABLE 3-1:	POWER-MANAGED MODES
------------	---------------------

Note 1: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.1.2 ENTERING POWER-MANAGED MODES

In general, entry, exit and switching between powermanaged clock sources requires clock source switching. In each case, the sequence of events is the same.

Any change in the power-managed mode begins with loading the OSCCON register and executing a SLEEP instruction. The SCS1:SCS0 bits select one of three power-managed clock sources; the primary clock (as defined in Configuration Register 1H), the secondary clock (the Timer1 oscillator) and the internal oscillator block (used in RC modes). Modifying the SCS bits will have no effect until a SLEEP instruction is executed. Entry to the power-managed mode is triggered by the execution of a SLEEP instruction.

Figure 3-5 shows how the system is clocked while switching from the primary clock to the Timer1 oscillator. When the SLEEP instruction is executed, clocks to the device are stopped at the beginning of the next instruction cycle. Eight clock cycles from the new clock source are counted to synchronize with the new clock source are counted, clocks from the new clock source are counted, clocks from the new clock source are counted, clocks from the new clock source resume clocking the system. The actual length of the pause is between eight and nine clock periods from the new clock source. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

Three bits indicate the current clock source: OSTS and IOFS in the OSCCON register and T1RUN in the T1CON register. Only one of these bits will be set while in a power-managed mode other than PRI_RUN. When the OSTS bit is set, the primary clock is providing the system clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source and is providing the system clock. When the T1RUN bit is set, the Timer1 oscillator is providing the system clock. If none of these bits are set, then either the INTRC clock source is clocking the system or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source in Configuration Register 1H, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering a power-managed RC mode (same frequency) would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode; executing a SLEEP instruction is simply a trigger to place the controller into a power-managed mode selected by the OSCCON register, one of which is Sleep mode.

3.1.3 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the settings of the IDLEN and SCS bits at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by these same bits at that time. If the bits have changed, the device will enter the new power-managed mode specified by the new bit settings.

3.1.4 COMPARISONS BETWEEN RUN AND IDLE MODES

Clock source selection for the Run modes is identical to the corresponding Idle modes. When a SLEEP instruction is executed, the SCS bits in the OSCCON register are used to switch to a different clock source. As a result, if there is a change of clock source at the time a SLEEP instruction is executed, a clock switch will occur.

In Idle modes, the CPU is not clocked and is not running. In Run modes, the CPU is clocked and executing code. This difference modifies the operation of the WDT when it times out. In Idle modes, a WDT time-out results in a wake from power-managed modes. In Run modes, a WDT time-out results in a WDT Reset (see Table 3-2).

During a wake-up from an Idle mode, the CPU starts executing code by entering the corresponding Run mode until the primary clock becomes ready. When the primary clock becomes ready, the clock source is automatically switched to the primary clock. The IDLEN and SCS bits are unchanged during and after the wake-up.

Figure 3-2 shows how the system is clocked during the clock source switch. The example assumes the device was in SEC_IDLE or SEC_RUN mode when a wake is triggered (the primary clock was configured in HSPLL mode).

Power Managed Mode	CPU is clocked by	WDT time-out causes a	Peripherals are clocked by	Clock during wake-up (while primary becomes ready)
Sleep	Not clocked (not running)	Wake-up	Not clocked	None or INTOSC multiplexer if Two-Speed Start-up or Fail-Safe Clock Monitor are enabled.
Any Idle mode	Not clocked (not running)	Wake-up	Primary, Secondary or INTOSC multiplexer	Unchanged from Idle mode (CPU operates as in corresponding Run mode).
Any Run mode	Secondary or INTOSC multiplexer	Reset	Secondary or INTOSC multiplexer	Unchanged from Run mode.

TABLE 3-2: COMPARISON BETWEEN POWER-MANAGED MODES

3.2 Sleep Mode

The power-managed Sleep mode in the PIC18F2X20/ 4X20 devices is identical to that offered in all other PIC microcontrollers. It is entered by clearing the IDLEN and SCS1:SCS0 bits (this is the Reset state) and executing the SLEEP instruction. This shuts down the primary oscillator and the OSTS bit is cleared (see Figure 3-1).

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the system will not be clocked until the primary clock source becomes ready (see Figure 3-2), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see Section 23.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock is providing the system clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.3 Idle Modes

The IDLEN bit allows the controller's CPU to be selectively shut down while the peripherals continue to operate. Clearing IDLEN allows the CPU to be clocked. Setting IDLEN disables clocks to the CPU, effectively stopping program execution (see Register 2-2). The peripherals continue to be clocked regardless of the setting of the IDLEN bit. There is one exception to how the IDLEN bit functions. When all the low-power OSCCON bits are cleared (IDLEN:SCS1:SCS0 = 000), the device enters Sleep mode upon the execution of the SLEEP instruction. This is both the Reset state of the OSCCON register and the setting that selects Sleep mode. This maintains compatibility with other PIC devices that do not offer power-managed modes.


If the Idle Enable bit, IDLEN (OSCCON<7>), is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset.

When a wake-up event occurs, CPU execution is delayed approximately 10 μ s while it becomes ready to execute code. When the CPU begins executing code, it is clocked by the same clock source as was selected in the power-managed mode (i.e., when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals until the primary clock source becomes ready – this is essentially RC_RUN mode). This continues until the primary clock source becomes ready. When the primary clock becomes ready, the OSTS bit is set and the system clock source is switched to the primary clock (see Figure 3-4). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to full power operation.

PIC18F2220/2320/4220/4320

FIGURE 3-1: TIMING TRANSITION FOR ENTRY TO SLEEP MODE Q1 Q2 Q3 Q4 Q1 OSC1 CPU Clock Peripheral Clock ÷ ÷ Sleep ı ÷ Program Counter PC + 2 PC 1




3.3.1 PRI_IDLE MODE


This mode is unique among the three Low-Power Idle modes in that it does not disable the primary system clock. For timing sensitive applications, this allows for the fastest resumption of device operation, with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered by setting the IDLEN bit, clearing the SCS bits and executing a SLEEP instruction. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified in Configuration Register 1H. The OSTS bit remains set in PRI_IDLE mode (see Figure 3-3).

When a wake-up event occurs, the CPU is clocked from the primary clock source. A delay of approximately 10 μ s is required between the wake-up event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-4).







3.3.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered by setting the IDLEN bit, modifying to SCS1:SCS0 = 01 and executing a SLEEP instruction. When the clock source is switched to the Timer1 oscillator (see Figure 3-5), the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when trying to set the SCS0 bit (OSCCON<0>), the write to SCS0 will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from stable and unpredictable operation may result. When a wake-up event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After a 10 μ s delay following the wake-up event, the CPU begins executing code, being clocked by the Timer1 oscillator. The microcontroller operates in SEC_RUN mode until the primary clock becomes ready. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-6). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.

FIGURE 3-5: TIMING TRANSITION FOR ENTRY TO SEC_IDLE MODE





FIGURE 3-6: TIMING TRANSITION FOR WAKE FROM SEC_RUN MODE (HSPLL)



3.3.3 RC_IDLE MODE


In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

This mode is entered by setting the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer (see Figure 3-7), the primary oscillator is shut down and the OSTS bit is cleared.


If the IRCF bits are set to a non-zero value (thus enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable, in about 1 ms. Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source.

When a wake-up event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a 10 µs delay following the wake-up event, the CPU begins executing code, being clocked by the INTOSC multiplexer. The microcontroller operates in RC_RUN mode until the primary clock becomes ready. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.









3.4 Run Modes

If the IDLEN bit is clear when a SLEEP instruction is executed, the CPU and peripherals are both clocked from the source selected using the SCS1:SCS0 bits. While these operating modes may not afford the power conservation of Idle or Sleep modes, they do allow the device to continue executing instructions by using a lower frequency clock source. RC_RUN mode also offers the possibility of executing code at a frequency greater than the primary clock.

Wake-up from a power-managed Run mode can be triggered by an interrupt, or any Reset, to return to full power operation. As the CPU is executing code in Run modes, several additional exits from Run modes are possible. They include exit to Sleep mode, exit to a corresponding Idle mode, and exit by executing a RESET instruction. While the device is in any of the power-managed Run modes, a WDT time-out will result in a WDT Reset.

3.4.1 PRI_RUN MODE

The PRI_RUN mode is the normal full power execution mode. If the SLEEP instruction is never executed, the microcontroller operates in this mode (a SLEEP instruction is executed to enter all other power-managed modes). All other power-managed modes exit to PRI_RUN mode when an interrupt or WDT time-out occur.

There is no entry to PRI_RUN mode. The OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see Section 2.7.1 "Oscillator Control Register").

3.4.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.


SEC_RUN mode is entered by clearing the IDLEN bit, setting SCS1:SCS0 = 01 and executing a SLEEP instruction. The system clock source is switched to the Timer1 oscillator (see Figure 3-9), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when trying to set the SCS0 bit, the write to SCS0 will not occur. If the Timer1 oscillator is enabled, but not yet running, system clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from stable and unpredictable operation may result.

When a wake-up event occurs, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-6). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.

Firmware can force an exit from SEC_RUN mode. By clearing the T1OSCEN bit (T1CON<3>), an exit from SEC_RUN back to normal full power operation is triggered. The Timer1 oscillator will continue to run and provide the system clock even though the T1OSCEN bit is cleared. The primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-6). When the clock switch is cleared, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up.

FIGURE 3-9: TIMING TRANSITION FOR ENTRY TO SEC_RUN MODE



3.4.3 RC RUN MODE

In RC RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer and the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either of the INTIO1 or INTIO2 oscillators), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to, and exit from, RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC RUN mode is not recommended.

This mode is entered by clearing the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The IRCF bits may select the clock frequency before the SLEEP instruction is executed. When the clock source is switched to the INTOSC multiplexer (see Figure 3-10), the primary oscillator is shut down and the OSTS bit is cleared.

The IRCF bits may be modified at any time to immediately change the system clock speed. Executing a SLEEP instruction is not required to select a new clock frequency from the INTOSC multiplexer.

Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.

If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the system clocks.

If the IRCF bits are changed from all clear (thus enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the system continue while the INTOSC source stabilizes in approximately 1 ms.

If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set.

When a wake-up event occurs, the system continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.




FIGURE 3-10: TIMING TRANSITION TO RC RUN MODE

3.4.4 EXIT TO IDLE MODE

An exit from a power-managed Run mode to its corresponding Idle mode is executed by setting the IDLEN bit and executing a SLEEP instruction. The CPU is halted at the beginning of the instruction following the SLEEP instruction. There are no changes to any of the clock source status bits (OSTS, IOFS or T1RUN). While the CPU is halted, the peripherals continue to be clocked from the previously selected clock source.

3.4.5 EXIT TO SLEEP MODE

An exit from a power-managed Run mode to Sleep mode is executed by clearing the IDLEN and SCS1:SCS0 bits and executing a SLEEP instruction. The code is no different than the method used to invoke Sleep mode from the normal operating (full power) mode.

The primary clock and internal oscillator block are disabled. The INTRC will continue to operate if the WDT is enabled. The Timer1 oscillator will continue to run, if enabled, in the T1CON register. All clock source status bits are cleared (OSTS, IOFS and T1RUN).

3.5 Wake-up From Power-Managed Modes

An exit from any of the power-managed modes is triggered by an interrupt, a Reset, or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Sleep Mode" through Section 3.4 "Run Modes").

Note:	If application code is timing sensitive, it
	should wait for the OSTS bit to become set
	before continuing. Use the interval during
	the low-power exit sequence (before
	OSTS is set) to perform timing insensitive
	"housekeeping" tasks.

Device behavior during Low-Power mode exits is summarized in Table 3-3.

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit a power-managed mode and resume full power operation. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set. On all exits from Lower Power mode by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

TABLE 3-3:	ACTIVITY AND EXIT DELAY ON WAKE-UP FROM SLEEP MODE OR
	ANY IDLE MODE (BY CLOCK SOURCES)

Clock in Power-Managed	Primary System Clock	Power-Managed Mode Exit Delay	Clock Ready Status Bit	Activity During Wake-up from Power-Managed Mode			
Mode	CIOCK	Wode Exit Delay	(OSCCON)	Exit by Interrupt	Exit by Reset		
	LP, XT, HS		OSTS	CPU and peripherals	Not clocked or		
Primary System Clock	HSPLL	5-10 μs ⁽⁵⁾	0313	clocked by primary clock	Two-Speed		
(PRI_IDLE mode)	EC, RC, INTRC ⁽¹⁾	5-10 µS* 7	—	and executing instructions.	Start-up (if enabled) ⁽³⁾ .		
(INTOSC ⁽²⁾		IOFS		(il enabled) ^(*) .		
	LP, XT, HS	OST	0070	CPU and peripherals			
T1OSC or INTRC ⁽¹⁾	HSPLL	OST + 2 ms	OSTS	clocked by selected			
	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—	power-managed mode clock and executing			
	INTOSC ⁽²⁾	1 ms ⁽⁴⁾	IOFS	instructions until primary			
	LP, XT, HS	OST	OSTS	clock source becomes			
INTOSC ⁽²⁾	HSPLL	OST + 2 ms	0313	ready.			
111030.7	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—				
	INTOSC ⁽²⁾	None	IOFS				
	LP, XT, HS	OST	0070	Not clocked or			
	HSPLL	OST + 2 ms	OSTS	Two-Speed Start-up (if			
Sleep mode	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—	enabled) until primary clock source becomes			
	INTOSC ⁽²⁾	1 ms ⁽⁴⁾	IOFS	ready ⁽³⁾ .			

Note 1: In this instance, refers specifically to the INTRC clock source.

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

3: Two-Speed Start-up is covered in greater detail in Section 23.3 "Two-Speed Start-up".

4: Execution continues during the INTOSC stabilization period.

5: Required delay when waking from Sleep and all Idle modes. This delay runs concurrently with any other required delays (see Section 3.3 "Idle Modes").

3.5.2 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock (defined in Configuration Register 1H) becomes ready. At that time, the OSTS bit is set and the device begins executing code.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 23.3 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 23.4 "Fail-Safe Clock Monitor") are enabled in Configuration Register 1H, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Since the OSCCON register is cleared following all Resets, the INTRC clock source is selected. A higher speed clock may be selected by modifying the IRCF bits in the OSCCON register. Execution is clocked by the internal oscillator block until either the primary clock becomes ready, or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.3 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in a wake-up from the power-managed mode (see Section 3.2 "Sleep Mode" through Section 3.4 "Run Modes").

If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see **Section 23.2** "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the system clock source.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. These are:

- PRI_IDLE mode, where the primary clock source is not stopped; and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these cases, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes).

However, a fixed delay (approximately $10 \ \mu$ s) following the wake-up event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.6 INTOSC Frequency Drift

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways.

It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has the side effect that the INTRC clock source frequency is also affected. However, the features that use the INTRC source often do not require an exact frequency. These features include the Fail-Safe Clock Monitor, the Watchdog Timer and the RC_RUN/RC_IDLE modes when the INTRC clock source is selected.

Being able to adjust the INTOSC requires knowing when an adjustment is required, in which direction it should be made and in some cases, how large a change is needed. Three examples are shown but other techniques may be used.

3.6.1 EXAMPLE – USART

An adjustment may be indicated when the USART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the system clock frequency is too high – try decrementing the value in the OSCTUNE register to reduce the system clock frequency. Errors in data may suggest that the system clock speed is too low – increment OSCTUNE.

3.6.2 EXAMPLE – TIMERS

This technique compares system clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast – decrement OSCTUNE.

3.6.3 EXAMPLE – CCP IN CAPTURE MODE

A CCP module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast – decrement OSCTUNE. If the measured time is much less than the calculated time, the internal oscillator block is running too slow – increment OSCTUNE.

NOTES:

4.0 RESET

The PIC18F2X20/4X20 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset while executing instructions
- c) MCLR Reset when not executing instructions
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations as indicated in Table 4-2. These bits are used in software to determine the nature of the Reset. See Table 4-3 for a full description of the Reset states of all registers.


A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

The enhanced MCU devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

The MCLR input provided by the MCLR pin can be disabled with the MCLRE bit in Configuration Register 3H (CONFIG3H<7>). See **Section 23.1** "**Configuration Bits**" for more information.

FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




4.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the $\overline{\text{MCLR}}$ pin through a resistor (1k to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

FIGURE 4-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



4.2 Power-up Timer (PWRT)

The Power-up Timer (PWRT) of the PIC18F2X20/4X20 devices is an 11-bit counter, which uses the INTRC source as the clock input. This yields a count of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter #33 for details.

The PWRT is enabled by clearing configuration bit, PWRTEN.

4.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #33). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power-managed modes.

4.4 PLL Lock Time-out

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below VBOR (parameter D005) for greater than TBOR (parameter #35), the brown-out situation will reset the chip. A Reset may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR. If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay TPWRT (parameter #33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay. Enabling BOR Reset does not automatically enable the PWRT.

4.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, after the POR pulse has cleared, PWRT time-out is invoked (if enabled). Then, the OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

Table 4-2 shows the Reset conditions for some Special Function Registers, while Table 4-3 shows the Reset conditions for all the registers.

Oscillator	Power-up ⁽²⁾ an	Exit from			
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode		
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾		
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc		
EC, ECIO	66 ms ⁽¹⁾	_	—		
RC, RCIO	66 ms ⁽¹⁾	_	_		
INTIO1, INTIO2	66 ms ⁽¹⁾	_	_		

TABLE 4-1: TIME-OUT IN VARIOUS SITUATIONS

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the 4x PLL to lock.

REGISTER 4-1: RCON REGISTER BITS AND POSITIONS

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-1	R/W-1
IPEN	_	_	RI	TO	PD	POR	BOR
bit 7							bit 0

Note: Refer to Section 5.14 "RCON Register" for bit definitions.

TABLE 4-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program	RCON	RI	то	PD	POR	BOR	STKFUL	STKUNF
	Counter	Register						••••••	•
Power-on Reset	0000h	01 1100	1	1	1	0	0	0	0
RESET Instruction	0000h	00 uuuu	0	u	u	u	u	u	u
Brown-out	0000h	01 11u-	1	1	1	u	0	u	u
MCLR during power-managed Run modes	0000h	0u luuu	u	1	u	u	u	u	u
MCLR during power-managed Idle modes and Sleep mode	0000h	0u 10uu	u	1	0	u	u	u	u
WDT Time-out during full power or power-managed Run mode	0000h	0u Ouuu	u	0	u	u	u	u	u
MCLR during full power execution								u	u
Stack Full Reset (STVREN = 1)	0000h	0u uuuu	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)								u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	uu uuuu	u	u	u	u	u	u	1
WDT Time-out during power-managed Idle or Sleep modes	PC + 2	uu 00uu	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2	uu u0uu	u	u	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

PIC18F2220/2320/4220/4320

TABLE 4-3:					NDITIONS FOR AL	MCLR Resets		
Register	Apr	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TOSU	2220	2320	4220	4320	0 0000	0 0000	0 uuuu (3)	
TOSH	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu (3)	
TOSL	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu ⁽³⁾	
STKPTR	2220	2320	4220	4320	uu-0 0000	00-0 0000	uu-u uuuu (3)	
PCLATU	2220	2320	4220	4320	0 0000	0 0000	u uuuu	
PCLATH	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
PCL	2220	2320	4220	4320	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	2220	2320	4220	4320	00 0000	00 0000	uu uuuu	
TBLPTRH	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
TABLAT	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
PRODH	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PRODL	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INTCON	2220	2320	4220	4320	0000 000x	0000 000u	uuuu uuuu (1)	
INTCON2	2220	2320	4220	4320	1111 -1-1	1111 -1-1	uuuu -u-u (1)	
INTCON3	2220	2320	4220	4320	11-0 0-00	11-0 0-00	uu-u u-uu (1)	
INDF0	2220	2320	4220	4320	N/A	N/A	N/A	
POSTINC0	2220	2320	4220	4320	N/A	N/A	N/A	
POSTDEC0	2220	2320	4220	4320	N/A	N/A	N/A	
PREINC0	2220	2320	4220	4320	N/A	N/A	N/A	
PLUSW0	2220	2320	4220	4320	N/A	N/A	N/A	
FSR0H	2220	2320	4220	4320	xxxx	uuuu	uuuu	
FSR0L	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
WREG	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INDF1	2220	2320	4220	4320	N/A	N/A	N/A	
POSTINC1	2220	2320	4220	4320	N/A	N/A	N/A	
POSTDEC1	2220	2320	4220	4320	N/A	N/A	N/A	
PREINC1	2220	2320	4220	4320	N/A	N/A	N/A	
PLUSW1	2220	2320	4220	4320	N/A	N/A	N/A	

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

 $\label{eq:logistical_logistical$

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

Register	Арг	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
FSR1H	2220	2320	4220	4320	xxxx	uuuu	uuuu	
FSR1L	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
BSR	2220	2320	4220	4320	0000	0000	uuuu	
INDF2	2220	2320	4220	4320	N/A	N/A	N/A	
POSTINC2	2220	2320	4220	4320	N/A	N/A	N/A	
POSTDEC2	2220	2320	4220	4320	N/A	N/A	N/A	
PREINC2	2220	2320	4220	4320	N/A	N/A	N/A	
PLUSW2	2220	2320	4220	4320	N/A	N/A	N/A	
FSR2H	2220	2320	4220	4320	xxxx	uuuu	uuuu	
FSR2L	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
STATUS	2220	2320	4220	4320	x xxxx	u uuuu	u uuuu	
TMR0H	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
TMR0L	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TOCON	2220	2320	4220	4320	1111 1111	1111 1111	uuuu uuuu	
OSCCON	2220	2320	4220	4320	0000 q000	0000 q000	uuuu qquu	
LVDCON	2220	2320	4220	4320	00 0101	00 0101	uu uuuu	
WDTCON	2220	2320	4220	4320	0	0	u	
RCON ⁽⁴⁾	2220	2320	4220	4320	01 11q0	0q qquu	uu qquu	
TMR1H	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1L	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T1CON	2220	2320	4220	4320	0000 0000	u0uu uuuu	uuuu uuuu	
TMR2	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
PR2	2220	2320	4220	4320	1111 1111	1111 1111	1111 1111	
T2CON	2220	2320	4220	4320	-000 0000	-000 0000	-uuu uuuu	
SSPBUF	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
SSPADD	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
SSPSTAT	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
SSPCON1	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
SSPCON2	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	

TABLE 4-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 4-2 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

PIC18F2220/2320/4220/4320

Register	Register Applicable Devices				Power-on Reset, Brown-out Reset	LL REGISTERS (CON MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt		
ADRESH	2220	2320	4220	4320	XXXX XXXX	սսսս սսսս	นนนน นนนน		
ADRESL	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu		
ADCON0	2220	2320	4220	4320	00 0000	00 0000	uu uuuu		
ADCON1	2220	2320	4220	4320	00 0000	00 0000	uu uuuu		
ADCON2	2220	2320	4220	4320	0-00 0000	0-00 0000	u-uu uuuu		
CCPR1H	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu		
CCPR1L	2220	2320	4220	4320	xxxx xxxx	սսսս սսսս	นนนน นนนน		
CCP1CON	2220	2320	4220	4320	0000 0000	0000 0000	սսսս սսսս		
	2220	2320	4220	4320	00 0000	00 0000	uu uuuu		
CCPR2H	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu		
CCPR2L	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	սսսս սսսս		
CCP2CON	2220	2320	4220	4320	00 0000	00 0000	uu uuuu		
PWM1CON	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu		
ECCPAS	2220	2320	4220	4320	0000 0000	0000 0000	սսսս սսսս		
CVRCON	2220	2320	4220	4320	000- 0000	000- 0000	uuu- uuuu		
CMCON	2220	2320	4220	4320	0000 0111	0000 0111	uuuu uuuu		
TMR3H	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TMR3L	2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu		
T3CON	2220	2320	4220	4320	0000 0000	uuuu uuuu	uuuu uuuu		
SPBRG	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu		
RCREG	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu		
TXREG	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu		
TXSTA	2220	2320	4220	4320	0000 -010	0000 -010	uuuu -uuu		
RCSTA	2220	2320	4220	4320	0000 000x	0000 000x	นนนน นนนน		
EEADR	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu		
EEDATA	2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu		
EECON1	2220	2320	4220	4320	xx-0 x000	uu-0 u000	uu-0 u000		
EECON2	2220	2320	4220	4320	0000 0000	0000 0000	0000 0000		

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

						10207	
Арр	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
2220	2320	4220	4320	11-1 1111	11-1 1111	uu-u uuuu	
2220	2320	4220	4320	00-0 0000	00-0 0000	uu-u uuuu (1)	
2220	2320	4220	4320	00-0 0000	00-0 0000	uu-u uuuu	
2220	2320	4220	4320	1111 1111	1111 1111	uuuu uuuu	
2220	2320	4220	4320	-111 1111	-111 1111	-uuu uuuu	
2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu (1)	
2220	2320	4220	4320	-000 0000	-000 0000	-uuu uuuu (1)	
2220	2320	4220	4320	0000 0000	0000 0000	uuuu uuuu	
2220	2320	4220	4320	-000 0000	-000 0000	-uuu uuuu	
2220	2320	4220	4320	00 0000	00 0000	uu uuuu	
2220	2320	4220	4320	0000 -111	0000 -111	uuuu -uuu	
2220	2320	4220	4320	1111 1111	1111 1111	uuuu uuuu	
2220	2320	4220	4320	1111 1111	1111 1111	uuuu uuuu	
2220	2320	4220	4320	1111 1111	1111 1111	uuuu uuuu	
2220	2320	4220	4320	1111 1111 (5)	1111 1111 (5)	uuuu uuuu (5)	
2220	2320	4220	4320	xxx	uuu	uuu	
2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
2220	2320	4220	4320	xxxx xxxx (5)	uuuu uuuu ⁽⁵⁾	uuuu uuuu ⁽⁵⁾	
2220	2320	4220	4320	xxxx	xxxx	uuuu	
2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
2220	2320	4220	4320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
2220	2320	4220	4320	xx0x 0000 (5)	uu0u 0000 (5)	uuuu uuuu (5)	
	App 2220	Applicabl22202320	Applicable Devia2220232042202220232042	Applicable Devices22202320422043202220232042204320222023204220432022202320422043202220232042204320220023204220	Applicable Devices Power-on Reset, Brown-out Reset 2220 2320 4220 4320 11-1 1111 2220 2320 4220 4320 00-0 0000 2220 2320 4220 4320 00-0 0000 2220 2320 4220 4320 0111 1111 2220 2320 4220 4320 0111 1111 2220 2320 4220 4320 0111 1111 2220 2320 4220 4320 0000 0000 2220 2320 4220 4320 0000 0000 2220 2320 4220 4320 0000 0000 2220 2320 4220 4320 0000 1111 2220 2320 4220 4320 1111 1111 2220 2320 4220 4320 1111 1111 2220 2320 4220 4320 1111 <	Applicable Devices Power-on Reset, Brown-out Reset WDT Reset RESET Instruction Stack Resets 2220 2320 4220 4320 11-1 1111 11-1 1111 2220 2320 4220 4320 00-0 0000 00-0 0000 2220 2320 4220 4320 00-0 0000 00-0 0000 2220 2320 4220 4320 1111 1111 1111 1111 2220 2320 4220 4320 -111 1111 1111 1111 2220 2320 4220 4320 -000 0000 0000 0000 2220 2320 4220 4320 -000 0000 0000 0000 2220 2320 4220 4320 -000 0000 -000 0000 2220 2320 4220 4320 1111 1111 1111 1111 2220 2320 4220 4320 1111	

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

PIC18F2220/2320/4220/4320




FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1





FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



PIC18F2220/2320/4220/4320





FIGURE 4-7: TIME-OUT SEQUENCE ON POR W/ PLL ENABLED (MCLR TIED TO VDD)



NOTES:

5.0 MEMORY ORGANIZATION


There are three memory types in Enhanced MCU devices. These memory types are:

- Program Memory
- Data RAM
- Data EEPROM

Data and program memory use separate busses which allow for concurrent access of these types.

Additional detailed information for Flash program memory and data EEPROM is provided in Section 6.0 "Flash Program Memory" and Section 7.0 "Data EEPROM Memory", respectively.

FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR



5.1 Program Memory Organization

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

The PIC18F2220 and PIC18F4220 each have 4 Kbytes of Flash memory and can store up to 2,048 single-word instructions.


The PIC18F2320 and PIC18F4320 each have 8 Kbytes of Flash memory and can store up to 4,096 single-word instructions.

The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The Program Memory Maps for PIC18F2220/4220 and PIC18F2320/4320 devices are shown in Figure 5-1 and Figure 5-2, respectively.



PROGRAM MEMORY MAP AND STACK FOR PIC18F2320/4320



5.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit stack pointer, with the stack pointer initialized to 00000b after all Resets. There is no RAM associated with stack pointer 00000b. This is only a Reset value. During a CALL type instruction, causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC (already pointing to the instruction, causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR are transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable and the address on the top of the stack is readable and writable through the top-of-stack Special File Registers. Data can also be pushed to, or popped from, the stack using the top-of-stack SFRs. Status bits indicate if the stack is full, has overflowed or underflowed.

5.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-3). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

5.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register (Register 5-1) contains the stack pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the stack pointer can be 0 through 31. The stack pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. At Reset, the stack pointer value will be zero. The user may read and write the stack pointer value. This feature can be used by a Real-Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.


The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. (Refer to **Section 23.1 "Configuration Bits**" for a description of the device configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the stack pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. Any additional pushes will not overwrite the 31st push, and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at zero. The STKUNF bit will remain set until cleared by software or a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

FIGURE 5-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



LIN 9-1.								
	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0
	bit 7							bit 0
bit 7 (1)	STKFUL: S	Stack Full Fla	ag bit					
		ecame full o						
	0 = Stack h	nas not beco	me full or ov	/erflowed				
bit 6 ⁽¹⁾	STKUNF:	Stack Under	flow Flag bit					
	1 = Stack u	inderflow oc	curred					
	0 = Stack ι	inderflow did	l not occur					
bit 5	Unimplem	ented: Read	d as '0'					
bit 4-0	SP4:SP0:	Stack Pointe	r Location b	oits				
	Note 1:	Bit 7 and bi	t 6 are clear	ed by user s	software or b	oy a POR.		
				-		-		

REGISTER 5-1: STKPTR REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place data or a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

5.2.4 STACK FULL/UNDERFLOW RESETS

These Resets are enabled by programming the STVREN bit in Configuration Register 4L. When the STVREN bit is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. When the STVREN bit is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a POR Reset.

5.3 Fast Register Stack

A "fast return" option is available for interrupts. A Fast Register Stack is provided for the Status, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

All interrupt sources will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. Users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt.

If no interrupts are used, the Fast Register Stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the Status, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
• • SUB1 •	
RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.4 PCL, PCLATH and PCLATU

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCLATH register. Updates to the PCU register may be performed through the PCLATH register. Updates to the PCU register may be performed through the PCLATU register.

The contents of PCLATH and PCLATU will be transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.8.1** "**Computed** GOTO").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-4.

5.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-2).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




FIGURE 5-4: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-2: INSTRUCTION PIPELINE FLOW

				Тсү0	TCY1	TCY2	TCY3	TCY4	TCY5
1.	MOVLW	55h		Fetch 1	Execute 1				
2.	MOVWF	PORTB			Fetch 2	Execute 2		_	
з.	BRA	SUB_1				Fetch 3	Execute 3		
4.	BSF	PORTA, I	BIT3 (1	Forced NOP)			Fetch 4	Flush (NOP)	
5.	Instru	uction @	addres	ss SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 5-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 5.4 "PCL, PCLATH and PCLATU"). The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-5 shows how the instruction 'GOTO 00006h' is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 24.0** "Instruction **Set Summary**" provides further details of the instruction set.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program N	lemory			000000h
	Byte Locat	ions \rightarrow			000002h
		-			000004h
		-			000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
		-	F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	Clh	23h	00000Eh
		-	F4h	56h	000010h
					000012h
		-			000014h

FIGURE 5-5: INSTRUCTIONS IN PROGRAM MEMORY

5.7.1 TWO-WORD INSTRUCTIONS

PIC18F2X20/4X20 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to '1's and is decoded as a NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that results in a skip operation. A program example that demonstrates this concept is shown in Example 5-3. Refer to **Section 24.0 "Instruction Set Summary"** for further details of the instruction set.

EXAMPLE 5-3: TWO-WORD INSTRUCTIONS

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word
1111 0100 0101 0110		; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3	; continue code
CASE 2:		
CASE 2: Object Code	Source Code	
	Source Code TSTFSZ REG1	; is RAM location 0?
Object Code		; is RAM location 0? ; Yes, execute this word
Object Code 0110 0110 0000 0000	TSTFSZ REG1	
	Source Code	

5.8 Look-up Tables

Look-up tables are implemented two ways:

- Computed GOTO
- Table Reads

5.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-4.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions that returns the value 0xnn to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSB = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-4: COMPUTED GOTO USING AN OFFSET VALUE

	MOVFW	OFFSET
	CALL	TABLE
ORG	0xnn00	
TABLE	ADDWF	PCL
	RETLW	0xnn
	RETLW	0xnn
	RETLW	0xnn
	•	
	•	
	•	

5.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to program memory. Data is transferred to/from program memory, one byte at a time.

The Table Read/Table Write operation is discussed further in **Section 6.1** "**Table Reads and Table Writes**".

5.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 5-6 shows the data memory organization for the PIC18F2X20/4X20 devices.

The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits of the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (FFFh) and extend towards F80h. Any remaining space beyond the SFRs in the bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the data memory map without banking. See Section 5.12 "Indirect Addressing, INDF and FSR Registers" for indirect addressing details.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. **Section 5.10 "Access Bank"** provides a detailed description of the Access RAM.

5.9.1 GENERAL PURPOSE REGISTER FILE

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

Data RAM is available for use as GPR registers by all instructions. The second half of Bank 15 (F80h to FFFh) contains SFRs. All other banks of data memory contain GPRs, starting with Bank 0.




FIGURE 5-6: DATA MEMORY MAP FOR PIC18F2X20/4X20 DEVICES

5.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 5-1 and Table 5-2.

The SFRs can be classified into two sets: those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's.

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2X20/4X20 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽²⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2(2)	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2(2)	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽²⁾	FBCh	CCPR2H	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 ⁽²⁾	FBBh	CCPR2L	F9Bh	OSCTUNE
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	
FF9h	PCL	FD9h	FSR2L	FB9h		F99h	
FF8h	TBLPTRU	FD8h	STATUS	FB8h		F98h	
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PWM1CON ⁽¹⁾	F97h	_
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCPAS ⁽¹⁾	F96h	TRISE ⁽¹⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD ⁽¹⁾
FF4h	PRODH	FD4h	—	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	
FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	_
FEFh	INDF0 ⁽²⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	_
FEEh	POSTINC0(2)	FCEh	TMR1L	FAEh	RCREG	F8Eh	—
FEDh	POSTDEC0(2)	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽¹⁾
FECh	PREINC0 ⁽²⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽¹⁾
FEBh	PLUSW0 ⁽²⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	—
FE7h	INDF1 ⁽²⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	—
FE6h	POSTINC1(2)	FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h	POSTDEC1(2)	FC5h	SSPCON2	FA5h	—	F85h	—
FE4h	PREINC1 ⁽²⁾	FC4h	ADRESH	FA4h		F84h	PORTE
FE3h	PLUSW1 ⁽²⁾	FC3h	ADRESL	FA3h	—	F83h	PORTD ⁽¹⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

Legend: — = Unimplemented registers, read as '0'.

Note 1: This register is not available on PIC18F2X20 devices.

2: This is not a physical register.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	_	—	Top-of-Stack	Upper Byte (OS<20:16>)			0 0000	46, 54
TOSH	Top-of-Stack	High Byte (TO	DS<15:8>)						0000 0000	46, 54
TOSL	Top-of-Stack	Low Byte (TC)S<7:0>)						0000 0000	46, 54
STKPTR	STKFUL	STKUNF	_	Return Stack	Pointer				00-0 0000	46, 55
PCLATU	—	_	bit 21 ⁽³⁾	Holding Regi	ster for PC<2	D:16>			0 0000	46, 56
PCLATH	Holding Regi	ster for PC<1	5:8>						0000 0000	46, 56
PCL	PC Low Byte	(PC<7:0>)							0000 0000	46, 56
TBLPTRU	_	_	bit 21	Program Me	mory Table Po	inter Upper B	yte (TBLPTR-	<20:16>)	00 0000	46, 74
TBLPTRH	Program Mer	mory Table Po	ointer High By	te (TBLPTR<	15:8>)				0000 0000	46, 74
TBLPTRL	Program Mer	mory Table Po	ointer Low Byt	e (TBLPTR<7	:0>)				0000 0000	46, 74
TABLAT	Program Mer	mory Table La	tch						0000 0000	46, 74
PRODH	Product Regi	ster High Byte	9						xxxx xxxx	46, 85
PRODL	Product Regi	ster Low Byte	•						xxxx xxxx	46, 85
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	46, 89
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	46, 90
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	46, 91
INDF0	Uses content	s of FSR0 to	address data	memory – val	ue of FSR0 no	ot changed (no	ot a physical r	egister)	n/a	46, 66
POSTINC0	Uses content	s of FSR0 to	address data	memory – val	ue of FSR0 p	ost-incremente	ed (not a phys	sical register)	n/a	46, 66
POSTDEC0	Uses content	s of FSR0 to a	address data	memory – val	ue of FSR0 po	st-decrement	ed (not a phy	sical register)	n/a	46, 66
PREINC0	Uses content	s of FSR0 to	address data	memory – val	ue of FSR0 pi	e-incremente	d (not a physi	cal register)	n/a	46, 66
PLUSW0	Uses content	s of FSR0 to	address data	memory – val	ue of FSR0 of	fset by W (not	t a physical re	gister)	n/a	46, 66
FSR0H	_	_	—	_	Indirect Data	Memory Add	ess Pointer 0	High	0000	46, 66
FSR0L	Indirect Data	Memory Add	ress Pointer 0	Low Byte	•				xxxx xxxx	46, 66
WREG	Working Reg	ister							xxxx xxxx	46
INDF1	Uses content	s of FSR1 to	address data	memory – val	ue of FSR1 no	ot changed (ne	ot a physical r	egister)	n/a	46, 66
POSTINC1	Uses content	s of FSR1 to	address data	memory – val	ue of FSR1 p	ost-incremente	ed (not a phys	sical register)	n/a	46, 66
POSTDEC1	Uses content	s of FSR1 to a	address data	memory – val	ue of FSR1 po	st-decrement	ed (not a phy	sical register)	n/a	46, 66
PREINC1	Uses content	s of FSR1 to	address data	memory – val	ue of FSR1 p	e-incremente	d (not a physi	cal register)	n/a	46, 66
PLUSW1	Uses content	s of FSR1 to	address data	memory – val	ue of FSR1 of	fset by W (not	t a physical re	gister)	n/a	46, 66
FSR1H	—	_	—	_	Indirect Data	Memory Addr	ess Pointer 1	High	0000	47, 66
FSR1L	Indirect Data	Memory Add	ress Pointer 1	Low Byte					xxxx xxxx	47, 66
BSR	—	_	—	_	Bank Select	Register			0000	47, 65
INDF2	Uses content	s of FSR2 to	address data	memory – val	ue of FSR2 no	ot changed (ne	ot a physical r	egister)	n/a	47, 66
POSTINC2	Uses content	s of FSR2 to	address data	memory – val	ue of FSR2 p	ost-incremente	ed (not a phys	sical register)	n/a	47, 66
POSTDEC2	Uses content	s of FSR2 to a	address data	memory – val	ue of FSR2 po	st-decrement	ed (not a phy	sical register)	n/a	47, 66
PREINC2				memory – val					n/a	47, 66
PLUSW2	Uses content	s of FSR2 to	address data	memory – val	ue of FSR2 of	fset by W (not	t a physical re	gister)	n/a	47, 66
FSR2H	_	_	—	_	Indirect Data	Memory Addr	ess Pointer 2	High	0000	47, 66
FSR2L	Indirect Data	Memory Add	ress Pointer 2	Low Byte					xxxx xxxx	47, 66
STATUS	_	—	—	N	OV	Z	DC	С	x xxxx	47, 68
TMR0H	Timer0 Regis	ter High Byte							0000 0000	47, 119
TMR0L	Timer0 Regis	ster Low Byte							xxxx xxxx	47, 119

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2220/2320/4220/4320)

 $\label{eq:legend: Legend: Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition$

Note 1: RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read '0' in all other oscillator modes.

2: RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes.

3: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

4: If PBADEN = 0, PORTB<4:0> are configured as digital input and read unknown and if PBADEN = 1, PORTB<4:0> are configured as analog input and read '0' following a Reset.

5: These registers and/or bits are not implemented on the PIC18F2X20 devices and read as '0'.

6: The RE3 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'. Otherwise, RE3 reads '0'. This bit is read-only.

File Name	Bit 7	Bit 6	Bit 5	MARY (P Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	, 0000 q000	26, 47
LVDCON	_	_	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	47, 233
WDTCON		_	_	_	_	_	_	SWDTEN	0	47, 246
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11q0	45, 69, 98
TMR1H		ter High Byte							XXXX XXXX	47, 125
TMR1L	-	ster Low Byte							xxxx xxxx	47, 125
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	47, 121
TMR2	Timer2 Regis							-	0000 0000	47, 127
PR2	Timer2 Perio								1111 1111	47, 127
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	47, 127
SSPBUF	SSP Receive	Buffer/Transi	mit Register	I	I				xxxx xxxx	47, 156, 164
SSPADD	SSP Address	s Register in l ²	² C Slave mod	e. SSP Baud	Rate Reload I	Register in I ² C	Master mode	э.	0000 0000	47, 164
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	47, 156, 165
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	47, 157, 166
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	47, 167
ADRESH	A/D Result R	egister High E	Byte						xxxx xxxx	48, 220
ADRESL	A/D Result R	egister Low B	yte						xxxx xxxx	48, 220
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	48, 211
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	48, 212
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	48, 213
CCPR1H	Capture/Corr	pare/PWM R	egister 1 High	Byte					xxxx xxxx	48, 134
CCPR1L	Capture/Com	npare/PWM R	egister 1 Low	Byte					XXXX XXXX	48, 134
CCP1CON	P1M1 ⁽⁵⁾	P1M0 ⁽⁵⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	48, 133, 141
CCPR2H	Capture/Corr	npare/PWM R	egister 2 High	Byte					xxxx xxxx	48, 134
CCPR2L	Capture/Com	npare/PWM R	egister 2 Low	Byte					xxxx xxxx	48, 134
CCP2CON	_	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	48, 133
PWM1CON ⁽⁵⁾	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	48, 149
ECCPAS ⁽⁵⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	48, 150
CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	48, 227
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	48, 221
TMR3H	Timer3 Regis	ster High Byte							xxxx xxxx	48, 131
TMR3L	Timer3 Regis	ster Low Byte			-				xxxx xxxx	48, 131
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	48, 129
SPBRG	USART Baud	d Rate Genera	ator						0000 0000	48, 198
RCREG	USART Rece	eive Register							0000 0000	48, 204, 203
TXREG	USART Tran	smit Register							0000 0000	48, 202, 203
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	48, 196
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	48, 197

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2220/2320/4220/4320) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read '0' in all other oscillator modes.

2: RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes.

3: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

4: If PBADEN = 0, PORTB<4:0> are configured as digital input and read unknown and if PBADEN = 1, PORTB<4:0> are configured as analog input and read '0' following a Reset.

5: These registers and/or bits are not implemented on the PIC18F2X20 devices and read as '0'.

6: The RE3 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'. Otherwise, RE3 reads '0'. This bit is read-only.

PIC18F2220/2320/4220/4320

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
EEADR	EEPROM Ad	dress Registe	er						0000 0000	48, 81
EEDATA	EEPROM Da	ta Register							0000 0000	48, 84
EECON2	EEPROM Co	ontrol Register	2 (not a phy	sical register)					0000 0000	48, 72, 81
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	48, 73, 82
IPR2	OSCFIP	CMIP	-	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	11-1 1111	49, 97
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	00-0 0000	49, 93
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	00-0 0000	49, 95
IPR1	PSPIP ⁽⁵⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	49, 96
PIR1	PSPIF ⁽⁵⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	49, 92
PIE1	PSPIE ⁽⁵⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	49, 94
OSCTUNE	—	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	23, 49
TRISE ⁽⁵⁾	IBF	OBF	IBOV	PSPMODE	_	Data Directio	on bits for POF	RTE ⁽⁵⁾	0000 -111	49, 112
TRISD ⁽⁵⁾	Data Directio	n Control Reg	jister for POF	RTD					1111 1111	49, 110
TRISC	Data Directio	n Control Reg	jister for POF	TC					1111 1111	49, 108
TRISB	Data Directio	n Control Reg	jister for POF	RTB					1111 1111	49, 106
TRISA	TRISA7 ⁽²⁾	TRISA6 ⁽¹⁾	Data Directio	on Control Reg	jister for POF	TA			1111 1111	49, 103
LATE ⁽⁵⁾	_	_	_	_	_	Read/Write F	PORTE Data L	_atch	xxx	49, 113
LATD ⁽⁵⁾	Read/Write P	ORTD Data L	atch						xxxx xxxx	49, 110
LATC	Read/Write P	ORTC Data L	atch						xxxx xxxx	49, 108
LATB	Read/Write P	ORTB Data L	atch						xxxx xxxx	49, 106
LATA	LATA<7> ⁽²⁾	LATA<6> ⁽¹⁾	Read/Write I	PORTA Data L	atch.				xxxx xxxx	49, 103
PORTE	_	_	RE3 ⁽⁶⁾ Read PORTE pins, Write PORTE Data Latch ⁽⁵⁾					xxxx	49, 113	
PORTD	Read PORT	D pins, Write F	PORTD Data	Latch		•			xxxx xxxx	49, 110
PORTC	Read PORTO	C pins, Write F	PORTC Data	Latch					xxxx xxxx	49, 108
PORTB	Read PORTE	3 pins, Write F	ORTB Data	Latch ⁽⁴⁾					XXXX XXXX	49, 106
PORTA	RA7 ⁽²⁾	RA6 ⁽¹⁾	Read PORT	A pins, Write F	ORTA Data I	_atch			xx0x 0000	49, 103

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2220/2320/4220/4320) (CONTINUED)

 $\label{eq:Legend: Legend: Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition$

Note 1: RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read '0' in all other oscillator modes.

2: RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes.

3: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

4: If PBADEN = 0, PORTB<4:0> are configured as digital input and read unknown and if PBADEN = 1, PORTB<4:0> are configured as analog input and read '0' following a Reset.

5: These registers and/or bits are not implemented on the PIC18F2X20 devices and read as '0'.

6: The RE3 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'. Otherwise, RE3 reads '0'. This bit is read-only.

5.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- · Intermediate computational values
- · Local variables of subroutines
- Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the last 128 bytes in Bank 15 (SFRs) and the first 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 5-6 indicates the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted as the 'a' bit (for access bit).

When forced in the Access Bank (a = 0), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function Registers, so these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

5.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into as many as sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's and writes will have no effect (see Figure 5-7).


A MOVLB instruction has been provided in the instruction set to assist in selecting banks.

If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The Status register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR since the 12-bit addresses are embedded into the instruction word.

Section 5.12 "Indirect Addressing, INDF and FSR Registers" provides a description of indirect addressing which allows linear addressing of the entire RAM space.



5.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 5-8 shows how the fetched instruction is modified prior to being executed.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address which is shown in Figure 5-9.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer); this is indirect addressing.

Example 5-5 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0,0x100	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	GOTO	NEXT	;	NO, clear next
CONTINUE			;	YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12 bits wide. To store the 12 bits of addressing information, two 8-bit registers are required:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the status bits are not affected.

5.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation using one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is performed using one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) – PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the Status register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Auto-incrementing or auto-decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a stack pointer, in addition to its use for table operations in data memory.


Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed. The WREG offset range is -128 to +127.

If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).


If an indirect addressing write is performed when the target address is an FSRnH or FSRnL register, the data is written to the FSR register but no pre- or post-increment/decrement is performed.

PIC18F2220/2320/4220/4320









5.13 Status Register

The Status register, shown in Register 5-2, contains the arithmetic status of the ALU. The Status register can be the operand for any instruction as with any other register. If the Status register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the Status register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the Status register, because these instructions do not affect the Z, C, DC, OV or N bits in the Status register. For other instructions not affecting any status bits, see Table 24-2.

Note:	The C and DC bits operate as a born	ſow
	and digit borrow bit respectively,	in
	subtraction.	

REGISTER 5-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			Ν	OV	Z	DC	С	1
bit 7							bit 0	

bit 7-5	Unimplen	nented: Read as 'o'					
bit 4	N: Negative bit						
		used for signed arithmetic (2's complement). It indicates whether the result was ALU MSB = 1).					
		a was negative a was positive					
bit 3	OV: Overflow bit						
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7) to change state.						
	 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 						
bit 2	Z: Zero bit						
		esult of an arithmetic or logic operation is zero esult of an arithmetic or logic operation is not zero					
bit 1		carry/borrow bit					
	For ADDWF, ADDLW, SUBLW and SUBWF instructions.						
	1 = A carry-out from the 4th low order bit of the result occurred						
	0 = No ca	rry-out from the 4th low order bit of the result					
	Note:	For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the bit 4 or bit 3 of the source register.					
bit 0	C: Carry/borrow bit						
	For ADDWE	F, ADDLW, SUBLW and SUBWF instructions.					
	1 = A carry-out from the Most Significant bit of the result occurred						
	0 = No carry-out from the Most Significant bit of the result occurred						
	Note:	For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.					

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented	ented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

5.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device Reset. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- Note 1: If the BOREN configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brownout Reset has occurred, the BOR bit will be cleared and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
 - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

REGISTER 5-3: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	_	_	RI	TO	PD	POR	BOR
bit 7							bit 0

- bit 7 IPEN: Interrupt Priority Enable bit
 - 1 = Enable priority levels on interrupts
 - 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
- bit 6-5 Unimplemented: Read as '0'
- bit 4 **RI:** RESET Instruction Flag bit
 - 1 = The RESET instruction was not executed (set by firmware only)
 - 0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs)
- bit 3 **TO:** Watchdog Time-out Flag bit
 - 1 = Set by power-up, CLRWDT instruction or SLEEP instruction
 - 0 = A WDT time-out occurred
- bit 2 PD: Power-down Detection Flag bit
 - 1 = Set by power-up or by the CLRWDT instruction
 - 0 = Cleared by execution of the SLEEP instruction
- bit 1 **POR:** Power-on Reset Status bit
 - 1 = A Power-on Reset has not occurred (set by firmware only)
 - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
- bit 0 BOR: Brown-out Reset Status bit
 - 1 = A Brown-out Reset has not occurred (set by firmware only)
 - 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, r	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

NOTES:

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

While writing or erasing program memory, instruction fetches cease until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into TABLAT in the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from TABLAT in the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned (TBLPTRL<0> = 0).

The EEPROM on-chip timer controls the write and erase times. The write and erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.





FIGURE 6-1: TABLE READ OPERATION

PIC18F2220/2320/4220/4320

FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit, EEPGD, determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The FREE bit controls program memory erase operations. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit enables and disables erase and write operations. When set, erase and write operations are allowed. When clear, erase and write operations are disabled – the WR bit cannot be set while the WREN bit is clear. This process helps to prevent accidental writes to memory due to errant (unexpected) code execution.

Firmware should keep the WREN bit clear at all times except when starting erase or write operations. Once firmware has set the WR bit, the WREN bit may be cleared. Clearing the WREN bit will not affect the operation in progress.

The WRERR bit is set when a write operation is interrupted by a Reset. In these situations, the user can check the WRERR bit and rewrite the location. It will be necessary to reload the data and address registers (EEDATA and EEADR) as these registers have cleared as a result of the Reset.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.3** "**Reading the Flash Program Memory**" regarding table reads.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

ER 6-1:	EECONI REGISTER										
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD			
	bit 7							bit 0			
bit 7		•			mory Select	bit					
			ash memory OM memory								
bit 6	CFGS: Flas	sh Program	/Data EE or	Configuratio	on Select bit						
		-	ion registers lash or data		nemory						
bit 5	Unimplem	ented: Rea	d as '0'								
bit 4	FREE: Flas	sh Row Era	se Enable bi	t							
	(cleare		etion of eras		d by TBLPTF – TBLPTR<			land			
bit 3	WRERR: E	EPROM Er	ror Flag bit								
	 1 = A write operation was prematurely terminated (any Reset during self-timed programmin 0 = The write operation completed normally 							gramming)			
	Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allow tracing of the error condition.										
bit 2	bit 2 WREN: Write Enable bit										
		erase or w s erase or w	•								
bit 1	WR: Write	Control bit									
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle completed 										
bit 0	RD: Read (•									
	 1 = Initiates a memory read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Read completed 										
	Legend:										
	R = Readab	le bit S	= Settable on	ly U=U	nimplemente	d bit, read as	'0' W = W	ritable bit			
	- n = Value a	at POR '1'	= Bit is set	'0' = E	Bit is cleared		x = Bit	is unknown			

REGISTER 6-1: EECON1 REGISTER

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low order 21 bits allow the device to address up to 2 Mbytes of program memory space. Setting the 22nd bit allows access to the device ID, the user ID and the configuration bits.

The table pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the Table Pointer determine which byte is read from program or configuration memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSbs of the TBLPTR (TBLPTR<21:3>) will determine which program memory block of 8 bytes is written to (TBLPTR<2:0> are ignored). For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 16 MSbs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

Example	Operation on Table Pointer TBLPTR is not modified					
TBLRD* TBLWT*						
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write					
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write					
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write					

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and place it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing a TBLRD instruction places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the word
	MOVLW	CODE ADDR HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
READ WORD				
_	TBLRD*+		;	read into TABLAT and increment TBLPTR
	MOVFW	TABLAT	;	get data
	MOVWF	WORD EVEN	·	5
	TBLRD*+	—	;	read into TABLAT and increment TBLPTR
	MOVFW	TABLAT		get data
	MOVWF	WORD ODD	'	gee adea
	110 0 001			

6.4 Erasing Flash Program Memory

The minimum erase block size is 32 words or 64 bytes under firmware control. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in Flash memory is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased; TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The CFGS bit must be clear to access program Flash and data EEPROM memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. The WR bit is set as part of the required instruction sequence (as shown in Example 6-2) and starts the actual erase operation. It is not necessary to load the TABLAT register with any data as it is ignored.

For protection, the write initiate sequence using EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Execute a NOP.
- 9. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; load TBLPTR with the base ; address of the memory block
ERASE_ROW			
	BSF	EECON1,EEPGD	; point to Flash program memory
	BSF	EECON1,WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON,GIE	; disable interrupts
	MOVLW	55h	
	MOVWF	EECON2	; write 55H
Required	MOVLW	AAh	
Sequence	MOVWF	EECON2	; write AAH
	BSF NOP	EECON2,WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts


6.5 Writing to Flash Program Memory

The programming block size is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming. Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure (see Section 6.4.1 "Flash Program Memory Erase Sequence").
- 5. Load Table Pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Execute a NOP.
- 14. Re-enable interrupts.
- 15. Repeat steps 6-14 seven times, to write 64 bytes.
- 16. Verify the memory (table read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

	MOVLW	D'64	; number of bytes in erase block
	MOVWF	COUNTER	
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
	MOVLW	CODE_ADDR_UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	; 6 LSB = 0
	MOVWF	TBLPTRL	
READ_BLOCK			
	TBLRD*+		; read into TABLAT, and inc
		TABLAT	; get data
		POSTINCO	; store data and increment FSR0
	GOTO	COUNTER READ BLOCK	; done?
MODIEV WORD	GOIO	READ_BLOCK	; repeat
MODIFY_WORD	MOVLW	DATA ADDR HIGH	; point to buffer
	MOVUW	FSR0H	, point to builter
	MOVLW	DATA ADDR LOW	
	MOVWF	FSROL	
	MOVLW	NEW DATA LOW	; update buffer word and increment FSR0
	MOVWF	POSTINCO	
	MOVLW	NEW DATA HIGH	; update buffer word
	MOVWF	INDF0	· _
ERASE BLOCK			
_	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	; 6 LSB = 0
	MOVWF	TBLPTRL	noint to prod/perrow memory
	BCF	EECON1, CFGS	; point to PROG/EEPROM memory
	BSF	EECON1, EEPGD	; point to Flash program memory
	BSF BSF	EECON1, WREN	; enable write to memory ; enable Row Erase operation
	BCF	EECON1, FREE INTCON, GIE	; disable interrupts
	MOVLW	55h	; Required sequence
	MOVER	EECON2	; write 55H
	MOVLW	AAh	,
	MOVE	EECON2	; write AAH
	BSF	EECON1,WR	; start erase (CPU stall)
	NOP	· · · ·	
	BSF	INTCON,GIE	; re-enable interrupts
WRITE BUFFER E			· L
	MOVLW	8	; number of write buffer groups of 8 bytes
	MOVWF	COUNTER_HI	•
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSR0L	
PROGRAM_LOOP			
	MOVLW	8	; number of bytes in holding register
	MOVWF	COUNTER	
WRITE_WORD_TO_	HREGS		
	MOVFW	POSTINC0	; get low byte of buffer data and increment FSR0
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*	k	; short write
			; to internal TBLWT holding register, increment
			TBLPTR
		COUNTER	; loop until buffers are full
	GOTO	WRITE_WORD_TO_HREGS	

EXAMPLE 6-3:	WRI	TING TO FLASH PROG	R	AWIMEMORY (CONTINUED)
PROGRAM_MEMORY				
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	55h	;	required sequence
	MOVWF	EECON2	;	write 55H
	MOVLW	AAh		
	MOVWF	EECON2	;	write AAH
	BSF	EECON1,WR	;	start program (CPU stall)
	NOP			
	BSF	INTCON,GIE	;	re-enable interrupts
	DECFSZ	COUNTER_HI	;	loop until done
	GOTO	PROGRAM_LOOP		
	BCF	EECON1,WREN	;	disable write to memory

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

6.6 Flash Program Operation During Code Protection

See Section 23.0 "Special Features of the CPU" (Section 23.5 "Program Verification and Code Protection") for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TBLPTRU	_	—	bit 21	Program (TBLPTR	Memory Tal <20:16>)	00 0000	00 0000			
TBPLTRH	Program Me	emory Table		0000 0000	0000 0000					
TBLPTRL	Program Me	emory Table		0000 0000	0000 0000					
TABLAT	Program Memory Table Latch								0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
EECON2	EEPROM Control Register 2 (not a physical register)								—	—
EECON1	EEPGD	CFGS	-	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	11-1 1111	1 1111
PIR2	OSCFIF	CMIF		EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	00-0 0000	0 0000
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	00-0 0000	0 0000

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

7.0 DATA EEPROM MEMORY

The data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are four SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 256 bytes of data EEPROM with an address range from 00h to FFh.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip to chip. Please refer to parameter D122 (Table 26-1 in Section 26.0 "Electrical Characteristics") for exact limits.

7.1 EEADR

The address register can address 256 bytes of data EEPROM.

7.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit EEPGD determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed. Control bit CFGS determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit enables and disables erase and write operations. When set, erase and write operations are allowed. When clear, erase and write operations are disabled; the WR bit cannot be set while the WREN bit is clear. This mechanism helps to prevent accidental writes to memory due to errant (unexpected) code execution.

Firmware should keep the WREN bit clear at all times except when starting erase or write operations. Once firmware has set the WR bit, the WREN bit may be cleared. Clearing the WREN bit will not affect the operation in progress.

The WRERR bit is set when a write operation is interrupted by a Reset. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), as these registers have cleared as a result of the Reset.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

PIC18F2220/2320/4220/4320

REGISTER 7-1: EECON1 REGISTER

Access Access S: Flas Access Access Access E: Flas Erase t by com Perforn E: R: E	a program Fl data EEPR h Program/ configuration program Fl ented: Read h Row Eras he program pletion of et n write only EPROM Err	ash memor OM memor Data EE or on or calibra lash or data d as '0' se Enable bit memory row rase operation	y Y Configuratic tition register EEPROM n t v addressec	rs		R/S-0 WR	R/S-0 RD bit 0			
GD: Fla Access Access Access Access Access Access E: Flas Erase t by com Perforn ER: E	ash Program program Fl data EEPR h Program/ configuratio program Fl ented: Read h Row Eras he program pletion of et m write only EPROM Err	ash memor OM memor Data EE or on or calibra lash or data d as '0' se Enable bit memory row rase operation	EPROM Mer y Configuratic ttion register EEPROM n t v addressec	mory Select on Select bit rs nemory	bit		bit 0			
GD: Fla Access Access S: Flas Access Access Access E: Flas Erase t by com Perforn E: R: E	a program Fl data EEPR h Program/ configuration program Fl ented: Read h Row Eras he program pletion of et n write only EPROM Err	ash memor OM memor Data EE or on or calibra lash or data d as '0' se Enable bit memory row rase operation	y Y Configuratic tition register EEPROM n t v addressec	on Select bit rs nemory		WR comma				
Access Access S: Flas Access Access Access E: Flas Erase t by com Perforn E: R: E	a program Fl data EEPR h Program/ configuration program Fl ented: Read h Row Eras he program pletion of et n write only EPROM Err	ash memor OM memor Data EE or on or calibra lash or data d as '0' se Enable bit memory row rase operation	y Y Configuratic tition register EEPROM n t v addressec	on Select bit rs nemory		WR comma	and (cleared			
Access S: Flas Access Access npleme E: Flas Erase t by com Perforn ERR: E	data EEPR h Program/ configuration program Fl ented: Read h Row Eras he program pletion of ein m write only EPROM Err	COM memor Data EE or on or calibra lash or data d as '0' se Enable bit memory row rase operation	y Configuratic tition register EEPROM n t v addressec	rs nemory	on the next	WR comma	and (cleared			
Access Access npleme E: Flas Erase t by com Perforn ERR: El	configuration program Fl ented: Read h Row Eras he program pletion of en n write only EPROM Err	on or calibra lash or data d as 'o' se Enable bit memory rov rase operation ror Flag bit	tion register EEPROM n t v addressed	rs nemory	on the next	WR comma	and (cleared			
Access npleme E: Flas Erase t by com Perforn ERR: El	program Fl ented: Read h Row Eras he program pletion of et n write only EPROM Err	lash or data d as '0' se Enable bit memory rov rase operation ror Flag bit	EEPROM n t v addressed	nemory	on the next	WR comma	and (cleared			
E: Flas Erase t by com Perforn ERR: El	h Row Eras he program pletion of e n write only EPROM Err	e Enable bit memory rov rase operation ror Flag bit	v addressec	l by TBLPTR	t on the next	WR comma	and (cleared			
Erase t by com Perforn ERR: El	he program pletion of e n write only EPROM Err	memory rov rase operation for Flag bit	v addressec	l by TBLPTR	on the next	WR comma	and (cleared			
by com Perforn ERR: El	pletion of en n write only EPROM Err	rase operation		by TBLPTR	on the next	WR comma	and (cleared			
		•								
A write	oporation	•								
bit 3 WRERR: EEPROM Error Flag bit 1 = A write operation was prematurely terminated (MCLR or WDT Reset during self-timed erase or program operation) 0 = The write operation completed normally										
			,	GD or FRE	E bits are n	ot cleared.	This allows			
EN: Era	se/Write En	able bit								
		•								
Write C	Control bit									
 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle is completed 										
RD: Read Control bit										
1 = Initiates a memory read (Read takes one cycle. RD is cleared in hard										
	te: N: Era Allows nhibits Write (nitiates (The op WR bit Write c Read C nitiates only be Read c	te: When a W tracing of th N: Erase/Write Er Allows erase/write nhibits erase/write Write Control bit nitiates a data EEF (The operation is s WR bit can only be Write cycle is comp Read Control bit nitiates a memory only be set (not cle Read completed	te: When a WRERR occu tracing of the error cond N : Erase/Write Enable bit Allows erase/write cycles nhibits erase/write cycles Write Control bit nitiates a data EEPROM erase (The operation is self-timed an WR bit can only be set (not cle Write cycle is completed Read Control bit nitiates a memory read (Read only be set (not cleared) in sof Read completed	 When a WRERR occurs, the EEF tracing of the error condition. SN: Erase/Write Enable bit Allows erase/write cycles whibits erase/write cycles Write Control bit Initiates a data EEPROM erase/write cycle (The operation is self-timed and the bit is of WR bit can only be set (not cleared) in software cycle is completed Read Control bit Initiates a memory read (Read takes one conly be set (not cleared) in software. RD be Read completed 	 When a WRERR occurs, the EEPGD or FRE tracing of the error condition. Erase/Write Enable bit Allows erase/write cycles nhibits erase/write cycles Write Control bit nitiates a data EEPROM erase/write cycle or a program (The operation is self-timed and the bit is cleared by ha WR bit can only be set (not cleared) in software.) Write cycle is completed Read Control bit nitiates a memory read (Read takes one cycle. RD is comply be set (not cleared) in software. RD bit cannot be 	 When a WRERR occurs, the EEPGD or FREE bits are r tracing of the error condition. SN: Erase/Write Enable bit Allows erase/write cycles write Control bit initiates a data EEPROM erase/write cycle or a program memory er (The operation is self-timed and the bit is cleared by hardware oncoments) Write cycle is completed Read Control bit initiates a memory read (Read takes one cycle. RD is cleared in hat only be set (not cleared) in software. RD bit cannot be set when El 	 When a WRERR occurs, the EEPGD or FREE bits are not cleared. tracing of the error condition. SN: Erase/Write Enable bit Allows erase/write cycles whibits erase/write cycles Write Control bit Initiates a data EEPROM erase/write cycle or a program memory erase cycle or (The operation is self-timed and the bit is cleared by hardware once write is co WR bit can only be set (not cleared) in software.) Write cycle is completed Read Control bit Initiates a memory read (Read takes one cycle. RD is cleared in hardware. The only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) Read completed 			

Legend:			
R = Readable bit	S = Settable only	U = Unimplemented bit, read as '0'	W = Writable bit
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available for the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated. EECON1. EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

EXAMPLE 7-1: DATA EEPROM READ

ADDR

EEPGD

;

MOVLW	DATA_EE	_ADI
MOVWF	EEADR	
BCF	EECON1,	EEI
BSF	EECON1,	RD
MOVF	EEDATA,	W

; Data Memory Address to read ; Point to DATA memory ; EEPROM Read ; W = EEDATA

EXAMPLE 7-2: DATA EEPROM WRITE

	MOVLW	DATA_EE_ADDR	;
	MOVWF	EEADR	; Data Memory Address to write
	MOVLW	DATA_EE_DATA	;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	AAh	;
	MOVWF	EECON2	; Write AAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
	SLEEP		; Wait for interrupt to signal write complete
	BCF	EECON1, WREN	; Disable writes
1			

7.7 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in configuration words. External read and write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself can both read and write to the internal Data EEPROM regardless of the state of the code-protect configuration bit. Refer to **Section 23.0 "Special Features of the CPU"** for additional information.

7.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124 or D124A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124 or D124A.

	-	-		
	CLRF	EEADR	;	Start at address 0
	BCF	EECON1, CFGS	;	Set for memory
	BCF	EECON1, EEPGD	;	Set for Data EEPROM
	BCF	INTCON, GIE	;	Disable interrupts
	BSF	EECON1, WREN	;	Enable writes
LOOP			;	Loop to refresh array
	BSF	EECON1, RD	;	Read current address
	MOVLW	55h	;	
	MOVWF	EECON2	;	Write 55h
	MOVLW	AAh	;	
	MOVWF	EECON2	;	Write AAh
	BSF	EECON1, WR	;	Set WR bit to begin write
	BTFSC	EECON1, WR	;	Wait for write to complete
	BRA	\$-2		
	INCFSZ	EEADR, F	;	Increment address
	BRA	Loop	;	Not zero, do it again
	BCF	EECON1, WREN	;	Disable writes
	BSF	INTCON, GIE	;	Enable interrupts

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

TABLE (-1. REGISTERS ASSOCIATED WITH DATA EEFRUWIWEWUR)	TABLE 7-1:	REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY
---	------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
EEADR	EEPROM Address Register							0000 0000	0000 0000	
EEDATA	EEPROM Data Register								0000 0000	0000 0000
EECON2	2 EEPROM Control Register 2 (not a physical register)								_	_
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	OSCFIP CMIP — EEIP BCLIP LVDIP TMR3IP CCP2IP							11-1 1111	1 1111	
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	00-0 0000	0 0000
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	00-0 0000	0 0000

8.0 8 X 8 HARDWARE MULTIPLIER

8.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18F2X20/4X20 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the Status register. Making the 8 x 8 multiplier execute in a single-cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between enhanced devices using the single-cycle hardware multiply and performing the same function without the hardware multiply.

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 µs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 v 16 unsigned	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 µs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	4.0 μs	16.0 μs	40 µs	

TABLE 8-1: PERFORMANCE COMPARISON

8.2 Operation

Example 8-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1:

8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG1
MOVF	ARG2, W	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG2

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		$(ARG1L \bullet ARG2L)$

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

-		
	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L ->
MOVEE	PRODH, RES1	; PRODH:PRODL
	PRODL, RESO	;
; MOVF	ARG1H, W	
		; ARG1H * ARG2H ->
nouni	mozn	; PRODH:PRODL
MOVFF	PRODH, RES3	;
MOVFF	PRODL, RES2	;
;		
	ARG1L, W	
MULWF	ARG2H	; ARG1L * ARG2H ->
		; PRODH:PRODL
	PRODL, W	
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWFC	RES2, F	;
CLRF	WREG	;
ADDWFC	RES3, F	;
;		
	ARG1H, W	
MULWF	ARG2L	; ARG1H * ARG2L ->
		; PRODH:PRODL
MOVF		;
	RES1, F	
	PRODH, W	; products
	RES2, F	i
CLRF		;
ADDWFC	RES3, F	;
L		

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs' Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

55.KI	L30
=	ARG1H:ARG1L • ARG2H:ARG2L
=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H ^2 2^8) +$
	$(ARG1L \bullet ARG2L) +$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOTE	ADOLL M	
	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H ->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
		RES2, F	;
	CLRF	WREG	;
		RES3, F	;
	1122.01 0	11200 / 1	,
;	MOVE	ARG1H, W	
	MULWF	ARG2L	; ; ARG1H * ARG2L ->
	MOTIMI	ARGZI	; PRODH:PRODL
	MOVE		
	MOVF	PRODL, W	; ; Add cross
		RES1, F	
	MOVF	PRODH, W	; products
		RES2, F	;
		WREG	i
	ADDWFC	RES3, F	;
;			
			; ARG2H:ARG2L neg?
	BRA	SIGN_ARG1	; no, check ARG1
		ARG1L, W	;
	SUBWF	RES2	;
	MOVF	ARG1H, W	;
	SUBWFB	RES3	
;			
SIG	N_ARG1		
	BTFSS	ARG1H, 7	; ARG1H:ARG1L neg?
	BRA	CONT_CODE	; no, done
	MOVF	ARG2L, W	;
	SUBWF	RES2	;
	MOVF	ARG2H, W	;
	SUBWFB	RES3	
;			
CON	IT_CODE		
	:		

9.0 INTERRUPTS

The PIC18F2320/4320 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority (most interrupt sources have priority bits)

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

PIC18F2220/2320/4220/4320





9.1 **INTCON Registers**

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs regardless of the state of
	its corresponding enable bit or the global
	enable bit. User software should ensure
	the appropriate interrupt flag bits are clear
	prior to enabling an interrupt. This feature
	allows for software polling.

REGISTER 9-1: INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7

GIE/GIEH: Global Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high priority interrupts 0 = Disables all high priority interrupts **PEIE/GIEL:** Peripheral Interrupt Enable bit bit 6 When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt bit 4 INTOIE: INTO External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt bit 3 RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow

- INTOIF: INTO External Interrupt Flag bit bit 1
 - 1 = The INT0 external interrupt occurred (must be cleared in software)
 - 0 = The INT0 external interrupt did not occur
- **RBIF:** RB Port Change Interrupt Flag bit bit 0
 - 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 - 0 = None of the RB7:RB4 pins have changed state
 - Note: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F2220/2320/4220/4320

REGISTER 9-2: INTCON2 REGISTER

bit 7

bit 6

bit 5

bit 4

	REGISTER	`							
R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1		
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP		
bit 7							bit 0		
RBPU: PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values									
 PORTB pull-ups are enabled by individual port latch values INTEDG0: External Interrupt0 Edge Select bit 									
	ipt on rising e ipt on falling	0							
INTEDG1:	External Inte	errupt1 Edge	Select bit						
 1 = Interrupt on rising edge 0 = Interrupt on falling edge 									
INTEDG2:	External Inte	errupt2 Edge	Select bit						

- 1 = Interrupt on rising edge
- 0 = Interrupt on falling edge
- bit 3 Unimplemented: Read as '0'
- bit 2 TMR0IP: TMR0 Overflow Interrupt Priority bit
 - 1 = High priority
 - 0 = Low priority
- bit 1 Unimplemented: Read as '0'
- bit 0 RBIP: RB Port Change Interrupt Priority bit
 - 1 = High priority
 - 0 = Low priority

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-3: INTCON3 REGISTER

	R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bi	t 7							bit 0

bit 7 INT2IP: INT2 External Interrupt Priority bit

1 = High priority

0 = Low priority

- bit 6 INT1IP: INT1 External Interrupt Priority bit
 - 1 = High priority
 - 0 = Low priority

bit 5 Unimplemented: Read as '0'

bit 4 INT2IE: INT2 External Interrupt Enable bit

- 1 = Enables the INT2 external interrupt
- 0 = Disables the INT2 external interrupt
- bit 3 INT1IE: INT1 External Interrupt Enable bit
 - 1 = Enables the INT1 external interrupt
 - 0 = Disables the INT1 external interrupt
- bit 2 Unimplemented: Read as '0'

bit 1 INT2IF: INT2 External Interrupt Flag bit

- 1 = The INT2 external interrupt occurred (must be cleared in software)
- 0 = The INT2 external interrupt did not occur

bit 0 INT1IF: INT1 External Interrupt Flag bit

- 1 = The INT1 external interrupt occurred (must be cleared in software)
- 0 = The INT1 external interrupt did not occur

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Flag registers (PIR1, PIR2).

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

	Dit 7	DITU
bit 7	 PSPIF⁽¹⁾: Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred 	
	Note 1: This bit is reserved on PIC18F2X20 devices; always maintain this bit clear.	
bit 6	 ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete 	
bit 5	RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The USART receive buffer is empty	
bit 4	 TXIF: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The USART transmit buffer is full 	
bit 3	 SSPIF: Master Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 	
bit 2	CCP1IF: CCP1 Interrupt Flag bit	
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u> Unused in this mode.	
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software)	
	0 = No TMR2 to PR2 match occurred	
bit 0	<pre>TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow</pre>	
	Legend:	
	R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$	

'1' = Bit is set

- n = Value at POR

x = Bit is unknown

0' = Bit is cleared

REGISTER 9-5:	PIR2: PER		INTERRU	PT REQUE	EST (FLAG) REGIST	ER 2				
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	OSCFIF	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF			
	bit 7							bit 0			
bit 7		SCFIF: Oscillator Fail Interrupt Flag bit									
	•	 System oscillator failed, clock input has changed to INTOSC (must be cleared in software) System clock operating 									
bit 6	CMIF: Com	parator Inte	rrupt Flag b	it							
	1 = Compa 0 = Compa	•	•	d (must be cl nged	eared in sof	tware)					
bit 5	Unimpleme	ented: Read	d as '0'								
bit 4				Operation Int							
		 1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete, or has not been started 									
bit 3	BCLIF: Bus	Collision Ir	nterrupt Flag	bit							
	1 = A bus c 0 = No bus		•	be cleared i	n software)						
bit 2	LVDIF: Low	-Voltage De	etect Interrup	ot Flag bit							
				ed (must be e Low-Voltag							
bit 1	TMR3IF: T	MR3 Overflo	w Interrupt	Flag bit							
	1 = TMR3 0 = TMR3	•	•	st be cleared	d in software	e)					
bit 0	CCP2IF: CO	CPx Interrup	ot Flag bit								
	Capture mo										
	0 = No TM	R1 register	apture occui capture occ	rred (must be urred	e cleared in	software)					
	Compare m			ala a a cuma d	(much ha ala	and in a fi					
				ch occurred atch occurred		ared in son	ware)				
	PWM mode										
	Unused in t	nis mode.									
	Legend:										

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-6:	PIE1: PER	IPHERAL	INTERRU	PT ENABL	E REGIST	ER 1					
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE			
	bit 7							bit 0			
bit 7	1 = Enables	PSPIE⁽¹⁾: Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt									
	Note 1: This bit is reserved on PIC18F2X20 devices; always maintain this bit clear.										
bit 6	ADIE: A/D 1 = Enables 0 = Disable		errupt	ble bit							
bit 5	RCIE: USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt 0 = Disables the USART receive interrupt										
bit 4	1 = Enables	s the USAR	t Interrupt E T transmit ir T transmit i	nterrupt							
bit 3	1 = Enables	-	interrupt	l Port Interru	ıpt Enable b	it					
bit 2	CCP1IE: C 1 = Enables 0 = Disable	s the CCP1	interrupt	t							
bit 1	 0 = Disables the CCP1 interrupt TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 										
bit 0	TMR1IE: TI	MR1 Overflo s the TMR1	ow Interrupt overflow int overflow in	Enable bit errupt							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

'0' = Bit is cleared

	FILZ. FLN	FILZ. FERIFIERAE INTERROFT ENABLE REGISTER Z								
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	OSCFIE	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE		
	bit 7						·	bit 0		
bit 7			il Interrupt E	nable bit						
	1 = Enable 0 = Disable									
bit 6	CMIE: Con	nparator Inte	errupt Enable	e bit						
	1 = Enable 0 = Disable									
bit 5	Unimplem	ented: Rea	d as '0'							
bit 4	EEIE: Data	EEPROM/	Flash Write	Operation In	terrupt Enal	ble bit				
	1 = Enable 0 = Disable									
bit 3	BCLIE: Bu	s Collision I	nterrupt Ena	ble bit						
	1 = Enable 0 = Disable									
bit 2	LVDIE: Lov	w-Voltage D	etect Interru	pt Enable bi	it					
	1 = Enable 0 = Disable									
bit 1	TMR3IE: ⊤	MR3 Overfl	ow Interrupt	Enable bit						
	1 = Enable									
	0 = Disabl									
bit 0			pt Enable bi	t						
	1 = Enable 0 = Disable									
	Legend:									
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	'0'		
	1									

'1' = Bit is set

REGISTER 9-7: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

- n = Value at POR

x = Bit is unknown

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1, IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

- n = Value at POR

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP		
	bit 7			1	1		1	bit 0		
bit 7	PSPIP ⁽¹⁾ : P	arallel Slav	e Port Read	/Write Interr	upt Priority	bit				
	1 = High pı 0 = Low pr	•								
	Note 1:	This bit is r	eserved on	PIC18F2X2	0 devices; a	lways maint	ain this bit s	et.		
bit 6	ADIP: A/D	Converter li	nterrupt Pric	rity bit						
	1 = High pi 0 = Low pr	•								
bit 5	RCIP: USA	RT Receive	Interrupt P	riority bit						
	 1 = High priority 0 = Low priority 									
bit 4	TXIP: USA		t Interrupt P	riority bit						
	 1 = High priority 0 = Low priority 									
bit 3	SSPIP: Master Synchronous Serial Port Interrupt Priority bit									
	1 = High priority									
bit 2	0 = Low priority									
DIL 2	CCP1IP: CCP1 Interrupt Priority bit 1 = High priority									
	0 = Low priority									
bit 1	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit									
	1 = High pi 0 = Low pr	•								
bit 0	TMR1IP: TMR1 Overflow Interrupt Priority bit									
	1 = High pi	riority	·	,						
	0 = Low pr	iority								
	Legend:									
	R = Reada		14/ 14	ritable bit		nplemented		· - •		

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

'0' = Bit is cleared

	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	OSCFIP	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP
	bit 7			I				bit 0
bit 7	OSCFIP: C	scillator Fa	il Interrupt P	riority bit				
	1 = High p 0 = Low pr	•						
bit 6		•	errupt Priorit	y bit				
	1 = High p 0 = Low pr	•		-				
bit 5	Unimplem	ented: Rea	d as '0'					
bit 4	EEIP: Data	EEPROM/	Flash Write	Operation In	terrupt Prior	rity bit		
	1 = High p 0 = Low pr	•						
bit 3	BCLIP: Bu	s Collision I	nterrupt Prio	rity bit				
	1 = High p 0 = Low pr	•						
bit 2	LVDIP: Low	v-Voltage D	etect Interru	pt Priority bi	t			
	1 = High p 0 = Low pr							
bit 1	TMR3IP: T	MR3 Overfl	ow Interrupt	Priority bit				
	1 = High p 0 = Low pr							
bit 0	CCP2IP: C	CP2 Interru	pt Priority bi	t				
	1 = High p 0 = Low pr	•						
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	0'

'1' = Bit is set

REGISTER 9-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

- n = Value at POR

x = Bit is unknown

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from powermanaged mode. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-10: RCON REGISTER

	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
	IPEN	_	_	RI	TO	PD	POR	BOR
-	bit 7							bit 0

- bit 7 **IPEN:** Interrupt Priority Enable bit
 - 1 = Enable priority levels on interrupts
 - 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
- bit 6-5 Unimplemented: Read as '0'
- bit 4 **RI:** RESET Instruction Flag bit
 - 1 = The RESET instruction was not executed (set by firmware only)
 - 0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs)
- bit 3 **TO:** Watchdog Time-out Flag bit
 - 1 = Set by power-up, CLRWDT instruction or SLEEP instruction
 - 0 = A WDT time-out occurred
- bit 2 **PD**: Power-Down Detection Flag bit
 - 1 = Set by power-up or by the CLRWDT instruction
 - 0 = Cleared by execution of the SLEEP instruction
- bit 1 POR: Power-on Reset Status bit
 - 1 = A Power-on Reset has not occurred (set by firmware only)
 - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
- bit 0 BOR: Brown-out Reset Status bit
 - 1 = A Brown-out Reset has not occurred (set by firmware only)
 - 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legen	d:			
R = Re	eadable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = V	alue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

9.6 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising if the corresponding INTEDGx bit is set in the INTCON2 register, or falling if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from the power-managed modes if bit INTxE was set prior to going into power-managed modes. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the Interrupt Priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF. In 16-bit mode, an overflow (FFFFh \rightarrow 0000h) in the TMR0H:TMR0L registers will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 5.3 "Fast Register Stack"), the user may need to save the WREG, Status and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, Status and BSR registers during an Interrupt Service Routine.

	CAVINO CTATUO		
EXAMPLE 9-1:	SAVING STATUS,	, WREG AND BSR	REGISTERS IN RAM

MOVWF W TEMP ; W TEMP is in virtual bank MOVFF ; STATUS TEMP located anywhere STATUS, STATUS TEMP MOVFF BSR, BSR TEMP ; BSR_TMEP located anywhere ; ; USER ISR CODE : MOVFF BSR_TEMP, BSR ; Restore BSR MOVF W TEMP, W ; Restore WREG STATUS_TEMP, STATUS ; Restore STATUS MOVFF

NOTES:

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Data Latch)

The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port without the interfaces to other peripherals is shown in Figure 10-1.





10.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in Configuration Register 1H (see **Section 23.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins, RA3:RA0 and RA5, as A/D converter inputs is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1). Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register.

Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input and an open-drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the RA pins even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMP	LE 10-1:		INITIALIZING PORTA
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0x07	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVLW	0xCF	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs

PIC18F2220/2320/4220/4320








FIGURE 10-3:

BLOCK DIAGRAM OF RA6 PIN





BLOCK DIAGRAM OF RA4/T0CKI PIN





FIGURE 10-5:

BLOCK DIAGRAM OF RA7 PIN



Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2/VREF-/CVREF	bit 2	TTL	Input/output, analog input, VREF- or Comparator VREF output.
RA3/AN3/VREF+	bit 3	TTL	Input/output, analog input or VREF+.
RA4/T0CKI/C1OUT	bit 4	ST	Input/output, external clock input for Timer0 or Comparator 1 output. Output is open-drain type.
RA5/AN4/SS/LVDIN/C2OUT	bit 5	TTL	Input/output, analog input, Slave Select input for Synchronous Serial Port, Low-Voltage Detect input or Comparator 2 output.
OSC2/CLKO/RA6	bit 6	TTL	OSC2, clock output or I/O pin.
OSC1/CLKI/RA7	bit 7	TTL	OSC1, clock input or I/O pin.

TABLE 10-1: PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	xx0x 0000	uu0u 0000				
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA Data	Latch Reg	gister				XXXX XXXX	uuuu uuuu
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	ata Directio	n Register				1111 1111	1111 1111
ADCON1	—	-	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
CMCON	C2OUT	C1OUT	C2INV	C1INV	0000 0111	0000 0111				
CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	0x0F	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit
		; PBADEN is set)
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

EXAMPLE 10-2: INITIALIZING PORTB

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overline{\text{RBPU}}$ (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note: On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as '0'; RB7:RB5 are configured as digital inputs.
 By programming the configuration bit, PBADEN (CONFIG3H<1>), RB4:RB0 will alternatively be configured as digital inputs.

alternatively be configured as digital inputs on POR.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>). This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:


- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0).





PIC18F2220/2320/4220/4320





FIGURE 10-9: BLOCK DIAGRAM OF RB3/CCP2 PIN



Name	Bit#	Buffer	Function
RB0/AN12/INT0	bit 0	TTL ⁽¹⁾ /ST ⁽²⁾	Input/output pin, analog input or external interrupt input 0. Internal software programmable weak pull-up.
RB1/AN10/INT1	bit 1	TTL ⁽¹⁾ /ST ⁽²⁾	Input/output pin, analog input or external interrupt input 1. Internal software programmable weak pull-up.
RB2/AN8/INT2	bit 2	TTL ⁽¹⁾ /ST ⁽²⁾	Input/output pin, analog input or external interrupt input 2. Internal software programmable weak pull-up.
RB3/AN9/CCP2	bit 3	TTL ⁽¹⁾ /ST ⁽³⁾	Input/output pin or analog input. Capture2 input/Compare2 output/ PWM output when CCP2MX configuration bit is set ⁽⁴⁾ . Internal software programmable weak pull-up.
RB4/AN11/KBI0	bit 4	TTL	Input/output pin (with interrupt-on-change) or analog input. Internal software programmable weak pull-up.
RB5/KBI1/PGM	bit 5	TTL/ST ⁽⁵⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Low-voltage ICSP enable pin.
RB6/KBI2/PGC	bit 6	TTL/ST ⁽⁵⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/KBI3/PGD	bit 7	TTL/ST ⁽⁵⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

PORTB FUNCTIONS **TABLE 10-3**:

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a TTL input when configured as digital I/O.

- 2: This buffer is a Schmitt Trigger input when configured as the external interrupt.
- 3: This buffer is a Schmitt Trigger input when configured as the CCP2 input.
- 4: A device configuration bit selects which I/O pin the CCP2 pin is multiplexed on.
- 5: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 10	-4: SUN	MARY O	F REGIS	STERS A	SSOCIA			ГВ	
Nama	Dit 7	Dit C	Dit 5	Dit 4	Di4 2	Di4 2	Dit 1	Dit 0	Va

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxd dddd	uuuu uuuu
LATB	LATB Data	Latch Regis	ter						xxxx xxxx	uuuu uuuu
TRISB	PORTB Da	ta Direction	Register						1111 1111	1111 1111
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	_	RBIP	1111 -1-1	1111 -1-1
INTCON3	INT2IP INT1IP — INT2IE INT1IE — INT2IF INT1IF						11-0 0-00	11-0 0-00		
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, q = value depends on condition. Shaded cells are not used by PORTB.

10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers. RC1 is normally configured by configuration bit, CCP2MX (CONFIG3H<0>), as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).


When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. **Note:** On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

FIGURE 10-10: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit 0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit 1	ST	Input/output port pin, Timer1 oscillator input or Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is disabled.
RC2/CCP1/P1A ⁽¹⁾	bit 2	ST	Input/output port pin, Capture1 input/Compare1 output/PWM1 output or enhanced PWM output A ⁽¹⁾ .
RC3/SCK/SCL	bit 3	ST	RC3 can also be the synchronous serial clock for both SPI and I^2C modes.
RC4/SDI/SDA	bit 4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I ² C mode).
RC5/SDO	bit 5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit 6	ST	Input/output port pin, Addressable USART Asynchronous Transmit or Addressable USART Synchronous Clock.
RC7/RX/DT	bit 7	ST	Input/output port pin, Addressable USART Asynchronous Receive or Addressable USART Synchronous Data.

TABLE 10-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

Note 1: Enhanced PWM output is available only on PIC18F4X20 devices.

TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC Data Latch Register								xxxx xxxx	uuuu uuuu
TRISC	PORTC	PORTC Data Direction Register								1111 1111

Legend: x = unknown, u = unchanged

10.4 PORTD, TRISD and LATD Registers

Note:	PORTD is only available on PIC18F4X20
	devices.

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Three of the PORTD pins are multiplexed with outputs P1B, P1C and P1D of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Note: On a Power-on Reset, these pins are configured as digital inputs.

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 10.6** "**Parallel Slave Port**" for additional information on the Parallel Slave Port (PSP).

Note:	When the enhanced PWM mode is used							
	with either dual or quad outputs, the PSP							
	functions of PORTD are automatically							
	disabled.							

EXAMPLE 10-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by
		; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	: Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs
		-

FIGURE 10-11: BLOCK DIAGRAM OF RD7:RD5 PINS




FIGURE 10-12: BLOCK DIAGRAM OF RD4:RD0 PINS




TABLE 10-7: PORTD FUNCTIONS

Bit#	Buffer Type	Function
bit 0	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 0.
bit 1	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 1.
bit 2	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 2.
bit 3	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 3.
bit 4	ST/TTL ⁽¹⁾	Input/output port pin or Parallel Slave Port bit 4.
bit 5	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 5 or enhanced PWM output P1B.
bit 6	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 6 or enhanced PWM output P1C.
bit 7	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 7 or enhanced PWM output P1D.
	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6	bit 0 ST/TTL ⁽¹⁾ bit 1 ST/TTL ⁽¹⁾ bit 2 ST/TTL ⁽¹⁾ bit 3 ST/TTL ⁽¹⁾ bit 4 ST/TTL ⁽¹⁾ bit 5 ST/TTL ⁽¹⁾ bit 6 ST/TTL ⁽¹⁾

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD Data Latch Register								xxxx xxxx	uuuu uuuu
PORTD D	PORTD Data Direction Register 1111 1111 1111 1111								1111 1111
IBF	F OBF IBOV PSPMODE — PORTE Data Direction bits					on bits	0000 -111	0000 -111	
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
ł	RD7 LATD Data PORTD D IBF	RD7 RD6 LATD Data Latch Reported Data Direction IBF OBF	RD7 RD6 RD5 LATD Data Latch Register PORTD Data Direction Register IBF OBF IBOV	RD7 RD6 RD5 RD4 LATD Data Latch Register PORTD Data Direction Register IBF OBF IBOV PSPMODE	RD7 RD6 RD5 RD4 RD3 LATD Data Latch Register PORTD Data Direction Register IBF OBF IBOV PSPMODE —	RD7 RD6 RD5 RD4 RD3 RD2 LATD Data Latch Register PORTD Data Direction Register IBF OBF IBOV PSPMODE — PORTE D	RD7 RD6 RD5 RD4 RD3 RD2 RD1 LATD Data Latch Register PORTD Data Direction Register IBF OBF IBOV PSPMODE — PORTE Data Direction	RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 LATD Data Latch Register PORTD Data Direction Register IBF OBF IBOV PSPMODE — PORTE Data Direction bits	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 xxxx xxxx LATD Data Latch Register V V V V Xxxx xxxx PORTD Data Direction Register V V V V V IBF OBF IBOV PSPMODE PORTE Data Direction bits 0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

10.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18F2X20/4X20 device selected, PORTE is implemented in two different ways.

For PIC18F4X20 devices, PORTE is a 4-bit wide port. Three pins (RE0/AN5/RD, RE1/AN6/WR and RE2/ AN7/CS) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On	а	Power-on	Reset,	RE2:RE0	are
	confi	gι	ired as ana	log input	s.	

The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 10-1.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

The fourth pin of PORTE ($\overline{\text{MCLR}}/\text{VPP}/\text{RE3}$) is an input only pin. Its operation is controlled by the MCLRE configuration bit in Configuration Register 3H (CONFIG3H<7>). When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RE3 is enabled as
	a digital input only if Master Clear
	functionality is disabled.

EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	0x0A	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	0x03	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RE<0> as inputs
		; RE<1> as outputs
		; RE<2> as inputs

10.5.1 PORTE IN 28-PIN DEVICES

For PIC18F2X20 devices, PORTE is only available when Master Clear functionality is disabled (CONFIG3H<7> = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

FIGURE 10-13: BLOCK DIAGRAM OF RE2:RE0 PINS





FIGURE 10-14: <u>BLOC</u>K DIAGRAM OF MCLR/Vpp/RE3 PIN



PIC18F2220/2320/4220/4320

REGISTER 10-1: TRISE REGISTER

ER 10-1:	I RISE RE	GISTER										
	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1				
	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0				
	bit 7							bit 0				
bit 7	IBF: Input	Buffer Full	Status bit									
		d has been i ord has beer		d waiting to be	read by the	e CPU						
bit 6	OBF: Outp	out Buffer Fo	ull Status bi	t								
				previously writ	ten word							
	0 = The oi	utput buffer	has been re	ad								
bit 5	•			ct bit (in Micro		,						
	 1 = A write occurred when a previously input word has not been read (must be cleared in software) 											
	0 = No ov	verflow occu	rred									
bit 4	PSPMOD	E: Parallel S	Slave Port N	lode Select bit								
		el Slave Por										
		al Purpose										
bit 3	Unimplen	nented: Rea	ad as '0'									
bit 2	TRISE2: F	RE2 Directio	n Control bi	t								
	1 = Input 0 = Outpu	t										
bit 1			n Control bi	t								
	1 = Input	TRISE1: RE1 Direction Control bit										
	0 = Outpu	t										
bit 0	TRISEO: F	RE0 Directio	n Control bi	t								
	1 = Input											
	0 = Outpu	t										
	Logond											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Name	Bit#	Buffer Type	Function
RE0/AN5/RD	bit 0	ST/TTL ⁽¹⁾	Input/output port pin, analog input or read control input in Parallel Slave Port mode. For RD (PSP Control mode): 1 = PSP is Idle 0 = Read operation. Reads PORTD register (if chip selected).
RE1/AN6/WR	bit 1	ST/TTL ⁽¹⁾	Input/output port pin, analog input or write control input in Parallel Slave Port mode. For WR (PSP Control mode): 1 = PSP is Idle 0 = Write operation. Writes PORTD register (if chip selected).
RE2/AN7/CS	bit 2	ST/TTL ⁽¹⁾	Input/output port pin, analog input or chip select control input in Parallel Slave Port mode. For \overline{CS} (PSP Control mode): 1 = PSP is Idle 0 = External device is selected
MCLR/Vpp/RE3	bit 3	ST	Input only port pin or programming voltage input (if $\overline{\text{MCLR}}$ is disabled); Master Clear input or programming voltage input (if $\overline{\text{MCLR}}$ is enabled).

TABLE 10-9: PORTE FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 10-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTE	—	_	_	—	RE3 ⁽¹⁾	RE2	RE1	RE0	q000	q000
LATE	—	—	_	_		LATE Data	a Latch Reg	ister	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data Direction bits		0000 -111	0000 -111	
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

 $\label{eq:legend: Legend: x = unknown, u = unchanged, - = unimplemented, read as `0', q = value depends on condition. Shaded cells are not used by PORTE.$

Note 1: Implemented only when Master Clear functionality is disabled (CONFIG3H<7> = 0).

10.6 Parallel Slave Port

Note:	The Parallel Slave Port is only available on
	PIC18F4X20 devices.

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 10-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation, as long as the Enhanced CCP module is not operating in dual output or quad output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.


The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PFCG3:PFCG0 (ADCON1<3:0>) must also be set to '1010'.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 10-16 and Figure 10-17, respectively.





PIC18F2220/2320/4220/4320




FIGURE 10-17: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 10-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTD	Port Data	Latch whe	n written; F	Port pins when	read				xxxx xxxx	uuuu uuuu
LATD	LATD Data	a Latch bit	s						xxxx xxxx	uuuu uuuu
TRISD	PORTD Data Direction bits								1111 1111	1111 1111
PORTE	—	_	_	—	RE3	RE2	RE1	RE0	0000	0000
LATE	—	_	_	—	—	LATE Data Latch bits		xxx	uuu	
TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	ata Direction	n bits	0000 -111	0000 -111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

NOTES:

11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.


The T0CON register (Register 11-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1
bit 7							bit 0	


- bit 7 TMR0ON: Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 **T08BIT:** Timer0 8-bit/16-bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 TOCS: Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 TOSE: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on T0CKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA:** Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is not assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
 - 111 = 1:256 prescale value
 - 110 = 1:128 prescale value
 - 101 = 1:64 prescale value
 - 100 = 1:32 prescale value
 - 011 = 1:16 prescale value
 - 010 = 1:8 prescale value
 - 001 = 1:4 prescale value
 - 000 = 1:2 prescale value

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

FIGURE 11-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep mode, since the timer requires clock cycles, even when T0CS is set.

11.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0, without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TMR0L	Timer0 Modu	Timer0 Module Low Byte Register								uuuu uuuu
TMR0H	Timer0 Module High Byte Register 0000								0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	x000 000x	0000 000u
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	PORTA D	PORTA Data Direction Register						1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

Note 1: RA6 and RA7 are enabled as I/O pins depending on the oscillator mode selected in Configuration Word 1H.

NOTES:

12.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- · Reset from CCP module special event trigger
- Status of system clock operation

Figure 12-1 is a simplified block diagram of the Timer1 module.

Register 12-1 details the Timer1 Control register. This register controls the operating mode of the Timer1 module and contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Timer1 oscillator can be used as a secondary clock source in power-managed modes. When the T1RUN bit is set, the Timer1 oscillator is providing the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

REGISTER 12-1:	T1CON: TIMER1 CONTROL REGISTER

			00111102		•				
	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	
	bit 7							bit 0	
bit 7			rite Mode Er						
	 1 = Enables register read/write of TImer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations 								
bit 6		•	em Clock Sta						
	 1 = System clock is derived from Timer1 oscillator 0 = System clock is derived from another source 								
bit 5-4	T1CKPS1:	T1CKPS0	: Timer1 Inpu	ut Clock Pres	cale Select bit	s			
	11 = 1:8 pr								
	10 = 1:4 pr 01 = 1:2 pr								
	00 = 1:1 pr								
bit 3	T1OSCEN	: Timer1 O	scillator Ena	ble bit					
	1 = Timer1 0 = Timer1								
	• • • • • • •			ck resistor are	e turned off to	eliminate po	ower drain.		
bit 2					nization Selec	-			
			External Clo						
			ze external c rnal clock inp						
			Internal Cloc						
					ck when TMR	1CS = 0.			
bit 1			ock Source S						
	 1 = External clock from pin RC0/T1OSO/T13CKI (on the rising edge) 0 = Internal clock (Fosc/4) 								
bit 0	TMR1ON: Timer1 On bit								
	1 = Enable 0 = Stops 7								
	0 = 300 ps								
	Legend:								
	R = Reada	able bit	W =	Writable bit	U = Unim	plemented	bit, read as	0'	
	1								

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the Clock Select bit, TMR1CS (T1CON<1>).

When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input, or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. The TRISC1:TRISC0 values are ignored and the pins read as '0'.

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (see **Section 15.4.4 "Special Event Trigger"**).





FIGURE 12-1: TIMER1 BLOCK DIAGRAM





12.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins, T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated for 32 kHz crystals. It will continue to run during all powermanaged modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 12-1: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR^(2,3,4)

Osc Type	Freq	C1	C2
LP	32 kHz	27 pF ⁽¹⁾	27 pF ⁽¹⁾

- **Note 1:** Microchip suggests this value as a starting point in validating the oscillator circuit.
 - **2:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Capacitor values are for design guidance only.

12.3 Timer1 Oscillator Layout Considerations

The Timer1 oscillator circuit draws very little power during operation. Due to the low power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.


The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in output compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

OSCILLATOR CIRCUIT

FIGURE 12-4:

WITH GROUNDED GUARD RING



12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing Timer1 interrupt enable bit, TMR1IE (PIE1<0>).

12.5 Resetting Timer1 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion if the A/D module is enabled (see **Section 15.4.4 "Special Event Trigger"** for more information).

Note:	The special event triggers from the CCP1								
	module	will	not	set	interrupt	flag	bit,		
	TMR1IF (PIR1<0>).								

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

12.6 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, is valid due to a rollover between reads. A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.7 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.2 "Timer1 Oscillator"** above), gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSbit of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

	12-1:		A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVIC
RTCinit			
	MOVLW	0x80	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1OSC	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H,7	; Preload for 1 sec overflow
	BCF	PIR1,TMR1IF	; Clear interrupt flag
	INCF	secs,F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins,F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours,F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	MOVLW	.01	; Reset hours to 1
	MOVWF	hours	
	RETURN		; Done

EXAMPLE 12-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value o POR, B		Valu all c Res	other
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0	00x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0	000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0	000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1	111	1111	1111
TMR1L	Holding Reg	gister for the	Least Signi	ficant Byte o	of the 16-bit	TMR1 Regi	ster		XXXX X	xxx	uuuu	uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register						XXXX XX	xxx	uuuu	uuuu		
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0	000	u0uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.**Note 1:**The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear. NOTES:

13.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 13-1. TMR2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. Figure 13-1 is a simplified block diagram of the Timer2 module. Register 13-1 shows the Timer2 Control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

13.1 Timer2 Operation

Timer2 can be used as the PWM time base for the PWM mode of the CCP module. The TMR2 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

'0' = Bit is cleared

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

- n = Value at POR

bit 6-3	TOUTPS3:TOUTPS0: Time 0000 = 1:1 postscale 0001 = 1:2 postscale •	er2 Output Postscale S	Select bits
	1111 = 1:16 postscale		
bit 2	TMR2ON: Timer2 On bit		
	1 = Timer2 is on0 = Timer2 is off		
bit 1-0	T2CKPS1:T2CKPS0: Time	r2 Clock Prescale Sel	ect bits
	00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16		
	Legend:		
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

'1' = Bit is set

x = Bit is unknown

13.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

13.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate the shift clock.




TABLE 13-1 :	REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
TMR2	Timer2 Mod	dule Registe	r						0000 0000	0000 0000
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Period Register						1111 1111	1111 1111		
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 qq00	0000 qq00

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR3H and TMR3L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module trigger

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 Oscillator Enable bit (T1OSCEN) which can be a clock source for Timer3.

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

- bit 7 RD16: 16-bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer3 in one 16-bit operation
 - 0 = Enables register read/write of Timer3 in two 8-bit operations

bit 6, 3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits

- lx = Timer3 is the clock source for compare/capture CCP modules
- 01 = Timer3 is the clock source for compare/capture of CCP2,
 - Timer1 is the clock source for compare/capture of CCP1
- 00 = Timer1 is the clock source for compare/capture CCP modules
- bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits
 - 11 = 1:8 prescale value
 - 10 = 1:4 prescale value
 - 01 = 1:2 prescale value
 - 00 = 1:1 prescale value
- bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit

(Not usable if the system clock comes from Timer1/Timer3.)

When TMR3CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR3CS = 0:

This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.

bit 1 TMR3CS: Timer3 Clock Source Select bit

- 1 = External clock input from Timer1 oscillator or T1CKI (on the rising edge after the first falling edge)
- 0 = Internal clock (Fosc/4)
- bit 0 TMR3ON: Timer3 On bit
 - 1 = Enables Timer3
 - 0 = Stops Timer3

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

14.1 Timer3 Operation

Timer3 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).

When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC1:TRISC0 value is ignored and the pins are read as '0'.

Timer3 also has an internal "Reset input". This Reset can be generated by the CCP module (see **Section 15.4.4 "Special Event Trigger"**).




FIGURE 14-2: TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE




FIGURE 14-1: TIMER3 BLOCK DIAGRAM

14.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a lowpower oscillator rated for 32 kHz crystals. See **Section 12.2 "Timer1 Oscillator"** for further details.

14.3 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 Interrupt Enable bit, TMR3IE (PIE2<1>).

14.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3. See **Section 15.4.4 "Special Event Trigger"** for more information.

Note: The special event triggers from the CCP module will not set interrupt flag bit, TMR3IF (PIR1<0>).

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR2	OSCIF	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	00-0 0000	00-0 0000
PIE2	OSCIE	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	00-0 0000	00-0 0000
IPR2	OSCIP	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	11-1 1111	11-1 1111
TMR3L	Holding R	egister for t	he Least Sig	gnificant Byt	e of the 16-b	it TMR3 Re	gister		xxxx xxxx	uuuu uuuu
TMR3H	Holding R	egister for t	he Most Sig	nificant Byte	e of the 16-bi	t TMR3 Reg	gister		xxxx xxxx	uuuu uuuu
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	u0uu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

The standard CCP (Capture/Compare/PWM) module contains a 16-bit register that can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. Table 15-1 shows the timer resources required for each of the CCP module modes.

The operation of CCP1 is identical to that of CCP2, with the exception of the special event trigger. Therefore, operation of a CCP module is described with respect to CCP1 except where noted. Table 15-2 shows the interaction of the CCP modules. Note: In 28-pin devices, both CCP1 and CCP2 function as standard CCP modules. In 40-pin devices, CCP1 is implemented as an Enhanced CCP module, offering additional capabilities in PWM mode. Capture and Compare modes are identical in all modules regardless of the device.

> Please see Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module" for a discussion of the enhanced PWM capabilities of the CCP1 module.

REGISTER 15-1: CCPxCON: CCP MODULE CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

bit 7-6 Reserved: Read as '0'.

See Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

- bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0
 - Capture mode: Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits

- 0000 = Capture/Compare/PWM disabled (resets CCPx module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP pin Low; on compare match, force CCP pin High (CCPxIF bit is set)
- 1001 = Compare mode, initialize CCP pin High; on compare match, force CCP pin Low (CCPxIF bit is set)
- 1010 = Compare mode, generate software interrupt on compare match (CCPxIF bit is set, CCP pin operates as a port pin for input and output)
- 1011 = Compare mode, trigger special event (CCP2IF bit is set)
- 11xx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

TABLE 15-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

15.2 CCP2 Module

Capture/Compare/PWM Register 2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

CCP2 functions identically to CCP1 except for the enhanced PWM modes offered by CCP2

TABLE 15-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	TMR1 or TMR3 time base. Time base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger which clears either TMR1 or TMR3 depending upon which time base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger which clears TMR1 or TMR3 depending upon which time base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None.
PWM	Compare	None.

15.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1/P1A. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

15.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1/P1A pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1/P1A is configured as an output, a write to the port can cause a capture condition.

15.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register.

15.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

15.3.4 CCP PRESCALER


There are four prescaler settings specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F	; Turn CCP module off
MOVLW	NEW_CAPT_PS	; Load WREG with the
		; new prescaler mode
		; value and CCP ON
MOVWF	CCP1CON	; Load CCP1CON with
		; this value

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



15.4 Compare Mode

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the RC2/CCP1/P1A (RC1/T1OSI/CCP2) pin:

- Is driven High
- · Is driven Low
- Toggles output (High to Low or Low to High)
- Remains unchanged (interrupt only)

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit, CCP1IF (CCP2IF), is set.

15.4.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRISC bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1/P1A compare output latch
	to the default low level. This is not the
	PORTC I/O data latch.

15.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

15.4.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP2 resets either the TMR1 or TMR3 register pair. Additionally, the CCP2 special event trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Reset Timer1 or Timer3 but not set Timer1 or Timer3 interrupt flag bit and set bit GO/DONE (ADCON0<2>) which starts an A/D conversion (CCP2 only) Special Event Trigger Set Flag bit CCP1IF CCPR1H CCPR1L Х Q S Output Comparator RC2/CCP1/P1A Logic Match R pin TRISC<2> Output Enable CCP1CON<3:0> 0 T3CCP2 1 Mode Select TMR1H TMR1L TMR3H TMR3L Special Event Trigger Set Flag bit CCP2IF T3CCP1 0 T3CCP2 Q S Output Comparator Logic RC1/T1OSI/CCP2 Match R pin TRISC<1> CCPR2H CCPR2L **Output Enable** CCP2CON<3:0> Mode Select

	13-5. REGISTERS ASSOCIATED WITH OAT TOKE, SOM ARE, IMERITARD IMERS											
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,			e on ther sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TRISC	PORTC Da	ata Direction	Register						1111	1111	1111	1111
TMR1L	Holding Re	egister for th	e Least Sigr	nificant Byte	of the 16-bit	t TMR1 Reg	gister		xxxx	xxxx	uuuu	uuuu
TMR1H	Holding Re	egister for th	e Most Sign	ificant Byte	of the 16-bit	TMR1 Reg	ister		xxxx	xxxx	uuuu	uuuu
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	uuuu	uuuu
CCPR1L	Capture/C	ompare/PWI	M Register '	1 (LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/C	ompare/PWI	M Register '	1 (MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
CCPR2L	Capture/C	ompare/PWI	M Register 2	2 (LSB)					xxxx	xxxx	uuuu	uuuu
CCPR2H	Capture/C	ompare/PWI	M Register 2	2 (MSB)					xxxx	xxxx	uuuu	uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	00-0	0000	00-0	0000
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	00-0	0000	00-0	0000
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	11-1	1111	11-1	1111
TMR3L	Holding Re	egister for th	e Least Sigr	nificant Byte	of the 16-bit	TMR3 Reg	gister		xxxx	xxxx	uuuu	uuuu
TMR3H	Holding Re	egister for th	e Most Sign	ificant Byte	of the 16-bit	TMR3 Reg	ister		xxxx	xxxx	uuuu	uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000	0000	uuuu	uuuu

TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: These bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

15.5 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data latch.

Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 15.5.3** "Setup for PWM Operation".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (*period*) and a time that the output is high (*duty cycle*). The frequency of the PWM is the inverse of the period (1/period).





15.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.

EQUATION 15-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.


15.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation.

EQUATION 15-2:

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register. The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

EQUATION 15-3:



Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

15.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and the CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	e on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TRISC	PORTC Da	ata Direction	Register						1111	1111	1111	1111
TMR2	Timer2 Mo	dule Registe	er						0000	0000	0000	0000
PR2	Timer2 Mo	dule Period	Register						1111	1111	1111	1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
CCPR1L	Capture/C	ompare/PWI	M Register 1	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/C	ompare/PWI	M Register 1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON		_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
CCPR2L	Capture/C	ompare/PWI	M Register 2	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR2H	Capture/Compare/PWM Register 2 (MSB)						xxxx	xxxx	uuuu	uuuu		
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000	qq00	0000	qq00

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

NOTES:

16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

Note:	The EC	The ECCP (Enhanced Capture/ Compare/								
	PWM)	module	is	only	available	on				
	PIC18F	4X20 dev	vices	S						

In 40 and 44-pin devices, the CCP1 module is implemented as a standard CCP module with enhanced PWM capabilities. Operation of the Capture, Compare and standard single output PWM modes is described in **Section 15.0 "Capture/Compare/PWM (CCP) Modules"**. Discussion in that section relating to PWM frequency and duty cycle also apply to the enhanced PWM mode. The ECCP module differs from the CCP with the addition of an enhanced PWM mode which allows for 2 or 4 output channels, user-selectable polarity, dead band control and automatic shutdown and restart. These features are discussed in detail in **Section 16.4 "Enhanced PWM Mode"**.

The control register for CCP1 is shown in Register 16-1. It differs from the CCP1CON register of PIC18F2X20 devices in that the two Most Significant bits are implemented to control enhanced PWM functionality.

REGISTER 16-1: CCP1CON REGISTER FOR ENHANCED CCP OPERATION (PIC18F4X20 ONLY)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0			
	bit 7							bit 0			
bit 7-6	P1M1:P1M0: PWM Output Configuration bits If CCP1M<3:2> = 00 , 01 , 10 (Capture, Compare, or disabled):										
	xx = P1A assigned as Capture/Compare input; P1B, P1C, P1D assigned as port pins										
	<u>If CCP1M<3:2> = 11 (PWM modes):</u>										
	00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins										
	 01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive 10 = Half-bridge output; P1A, P1B modulated with dead band control; P1C, P1D assigned as port pins 										
	11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive										
bit 5-4	DC1B1:DC1B0: PWM Duty Cycle Least Significant bits										
	<u>Capture mode:</u> Unused.										
	<u>Compare mode:</u> Unused.										
	<u>PWM mode:</u> These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.										
1 1 0 0				-	sycle. The eig	ght MSbs ai	e found in C	CPR1L.			
bit 3-0	CCP1M3:CCP1M0: ECCP1 Mode Select bits										
	0000 = Capture/Compare/PWM off (resets ECCP module) 0001 = Unused (reserved)										
	0010 = Compare mode, toggle output on match (ECCP1IF bit is set)										
0011 = Unused (reserved)											
	0100 = Capture mode, every falling edge										
	0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge										
	0111 = Capture mode, every 16th rising edge										
1000 = Compare mode, set output on match (ECCP1IF bit is set)											
	1001 = Compare mode, clear output on match (ECCP1IF bit is set) 1010 = Compare mode, generate software interrupt on match (ECCP1IF bit is set, ECCP1 pin										
	operates as a port pin for input and output)										
	1011 = Compare mode, trigger special event (ECCP1IF bit is set, ECCP resets TMR1or TMR2 and starts an A/D conversion if the A/D module is enabled)										
	1100 = PWM mode, P1A, P1C active-high, P1B, P1D active-high										
	1101 = PWM mode, P1A, P1C active-high, P1B, P1D active-low 1110 = PWM mode, P1A, P1C active-low, P1B, P1D active-high										
	1110 = PWM mode, P1A, P1C active-low, P1B, P1D active-low										
Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read											
	- n = Value	at POR	'1' = Bit	is set	'0' = Bit is		x = Bit is u				

In addition to the expanded functions of the CCP1CON register, the ECCP module has two additional registers associated with enhanced PWM operation and Auto-Shutdown features:

- PWM1CON
- ECCPAS

All other registers associated with the ECCP module are identical to those used for the CCP1 module in PIC18F2X20 devices, including register and individual bit names. Likewise, the timer assignments and interactions between the two CCP modules are identical, regardless of whether CCP1 is a standard or enhanced module.

16.1 ECCP Outputs

The Enhanced CCP module may have up to four outputs depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The pin assignments are summarized in Table 16-1.

To configure I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1Mn and CCP1Mn bits (CCP1CON<7:6> and <3:0>, respectively). The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

16.2 Capture and Compare Modes

The Capture and Compare modes of the ECCP module are identical in operation to that of CCP1, as discussed in **Section 15.3 "Capture Mode"** and **Section 15.4 "Compare Mode"**. No changes are required when moving between these modules on PIC18F2X20 and PIC18F4X20 devices.

16.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode, as described in **Section 15.4** "Compare Mode".

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 15.5.3 "Setup for PWM Operation" or Section 16.4.7 "Setup for PWM Operation". The latter is more generic but will work for either single or multi output PWM.

ECCP Mode	CCP1CON Configuration	RC2	RD5	RD6	RD7
Compatible CCP	00xx11xx	CCP1	RD5/PSP5	RD6/PSP6	RD7/PSP7
Dual PWM	10xx11xx	P1A	P1B	RD6/PSP6	RD6/PSP6
Quad PWM	x1xx11xx	P1A	P1B	P1C	P1D

TABLE 16-1: PIN ASSIGNMENTS FOR VARIOUS ECCP MODES

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP in a given mode.

Note 1: TRIS register values must be configured appropriately.

2: With ECCP in Dual or Quad PWM mode, the PSP input/output control of PORTD is overridden by P1B, P1C and P1D.

16.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is an upwardly compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits of the CCP1CON register (CCP1CON<7:6> and CCP1CON<3:0>, respectively).

Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that enhanced PWM

waveforms do not exactly match the standard PWM waveforms but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRISD bits for output.

16.4.1 PWM OUTPUT CONFIGURATIONS


The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the Standard PWM mode discussed in **Section 15.5** "**PWM Mode**". The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 16-2.

FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



CCP1CON <7:6>	SIGNAL	0 Duty Cycle	>	PR2+1
00 (Single Output)	P1A Modulated	,	Delay ⁽¹⁾	
	P1A Modulated			1 1 1 1
10 (Half-Bridge)	P1B Modulated			
(Full-Bridge,	P1B Inactive		1 1 1	- - - - -
⁰¹ Forward)	P1C Inactive	_		1 1
	P1D Modulated			
, (Full-Bridge,				
¹¹ (Full Bridge, Reverse)	P1C Active		 	
	P1D Inactive			

FIGURE 16-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

FIGURE 16-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

CCP1CON	SIGNAL	0	Duty	÷	PR2+1
<7:6>			Cycle	Period ———	
00 (Single Output)	P1A Modulated	i		ļ	
	P1A Modulated	 ── Delay	(1)	_ →→ Delay ⁽¹⁾	1 1 1
L0 (Half-Bridge)	P1B Modulated				;
	P1A Active			- - - 	
(Full-Bridge,	P1B Inactive			1 1 1	
^{D1} Forward)	P1C Inactive	<u> </u>		1 	
	P1D Modulated				
	P1A Inactive			 	1
(Full-Bridge,	P1B Modulated			, 	
Reverse)	P1C Active			 	
	P1D Inactive			1 1	
		_ !		1	1

Relationships:

• Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)

• Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)

• Delay = 4 * Tosc * (PWM1CON<6:0>)

Note 1: Dead band delay is programmed using the PWM1CON register (see Section 16.4.4 "Programmable Dead Band Delay").

16.4.2 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the RC2/CCP1/P1A pin, while the complementary PWM output signal is output on the RD5/ PSP5/P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable dead band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits PDC6:PDC0 sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.4.4 "Programmable Dead Band Delay"** for more details of the dead band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 16-4: HALF-BRIDGE PWM OUTPUT





FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



16.4.3 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin RC2/CCP1/P1A is continuously active and pin RD7/PSP7/P1D is modulated. In the Reverse mode, RD6/PSP6/P1C pin is continuously active and RD5/PSP5/P1B pin is modulated. These are illustrated in Figure 16-6.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2> and PORTD<5:7> data latches. The TRISC<2> and TRISD<5:7> bits must be cleared to make the P1A, P1B, P1C and P1D pins output.





FIGURE 16-6: FULL-BRIDGE PWM OUTPUT





16.4.3.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows users to control the forward/ reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of 4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS bit (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge Output mode, the ECCP module does not provide any dead band delay. In general, since only one output is modulated at all times, dead band delay is not required. However, there is a situation where a dead band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices QC and QD (see Figure 16-7) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may exist.

FIGURE 16-8: PWM DIRECTION CHANGE



inactive at this time.

FIGURE 16-9: PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE⁽¹⁾



16.4.4 PROGRAMMABLE DEAD BAND DELAY

In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shootthrough current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead band delay is available to avoid shootthrough current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 16-4 for illustration. The lower seven bits of the PWM1CON register (Register 16-2) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

16.4.5 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP is programmed for any of the enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the enhanced PWM output pins into a defined shutdown state when a shutdown event occurs. A shutdown event can be caused by either of the two comparator modules or the INT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the INT0 pin can also trigger a shutdown. The autoshutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (ECCPAS<6:4>).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCPAS<3:0>). Each pin pair (P1A/P1C and P1B/ P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCPAS<7>) is also set to hold the enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

REGISTER 16-2: PWM1CON: PWM CONFIGURATION REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PRSEN | PDC6 | PDC5 | PDC4 | PDC3 | PDC2 | PDC1 | PDC0 |
| bit 7 | | | | | | | bit 0 |

bit 7 **PRSEN:** PWM Restart Enable bit

1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically

0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM

bit 6-0 **PDC<6:0>:** PWM Delay Count bits

Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal **should** transition active and the **actual** time it transitions active.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 16-3: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0
	bit 7							bit 0
bit 7	ECCPASE:	ECCP Auto	o-Shutdown	Event Status	s bit			
		outputs are o lown event h		l; ECCP out	puts are in s	shutdown sta	ate	
bit 6-4	ECCPAS<2	2:0>: ECCP	Auto-Shutd	own Source	Select bits			
	000 = Auto	-shutdown i	s disabled					
		parator 1 ou	•					
		parator 2 ou	•					
	100 = INTC	er Comparat	011012					
		or Compara	ator 1					
	110 = INTC	or Compar	ator 2					
	111 = INT0	or Compar	ator 1 or Co	mparator 2				
bit 3-2	PSSAC<1:	0>: Pin A ar	nd C Shutdo	wn State Co	ntrol bits			
		Pins A and	••••					
		Pins A and and C tri-s						
				01-1-0-				
bit 1-0				wn State Co	ntroi dits			
		Pins B and I Pins B and I						
		and D tri-s						
	Legend:							

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

16.4.5.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the PWM1CON register (PWM1CON<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.


16.4.6 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).


The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 16-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)







16.4.7 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

- 1. Configure the PWM pins P1A and P1B (and P1C and P1D, if used) as inputs by setting the corresponding TRISC and TRISD bits.
- 2. Set the PWM period by loading the PR2 register.
- Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 4. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 5. For Half-Bridge Output mode, set the dead band delay by loading PWM1CON<6:0> with the appropriate value.
- 6. If auto-shutdown operation is required, load the ECCPAS register:
 - Select the auto-shutdown sources using the ECCPAS<2:0> bits.
 - Select the shutdown states of the PWM output pins using PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCPAS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 7. If auto-restart operation is required, set the PRSEN bit (PWM1CON<7>).
- 8. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 9. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMR2 overflows (TMR2IF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRISC and TRISD bits.
 - Clear the ECCPASE bit (ECCPAS<7>).

16.4.8 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change.

In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

16.4.8.1 OPERATION WITH FAIL-SAFE CLOCK MONITOR

If the Fail-Safe Clock Monitor is enabled (CONFIG1H<6> is programmed), a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source which may have a different clock frequency than the primary clock. By loading the IRCF2:IRCF0 bits on Resets, the user can obtain a frequency higher than the default INTRC clock source in the event of a clock failure.

See the previous section for additional details.

16.4.9 EFFECTS OF A RESET

Both Power-on and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11qq	0q qquu
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
TMR2	Timer2 Mod	dule Register							0000 0000	0000 0000
PR2	Timer2 Mod	dule Period R	egister						1111 1111	1111 1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
TRISC	PORTC Da	ta Direction F	Register						1111 1111	1111 1111
TRISD	PORTD Da	ta Direction F	Register						1111 1111	1111 1111
CCPR1H	Enhanced (Capture/Com	pare/PWM F	Register 1 H	igh Byte				xxxx xxxx	uuuu uuuu
CCPR1L	Enhanced (Capture/Com	pare/PWM F	Register 1 Lo	ow Byte				xxxx xxxx	uuuu uuuu
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	0000 0000
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	0000 0000
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 q000	0000 q000

TABLE 16-2: REGISTERS ASSOCIATED WITH ENHANCED PWM AND TIMER2

 NOTES:

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

17.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

17.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RA5/AN4/SS/LVDIN/C2OUT

Register 17-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 17-1: MSSP BLOCK DIAGRAM (SPI MODE)



17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/A	Р	S	R/W	UA	BF
	bit 7							bit 0
bit 7	SMP: Sam							
	SPI Master							
		ata sampled ata sampled						
	<u>SPI Slave r</u>		at midule 0	i uala oulpu	t une			
		be cleared v	when SPI is	used in Slav	ve mode.			
bit 6	CKE: SPI (Clock Edge S	Select bit					
	When CKP	= 0:						
		ansmitted or						
		ansmitted or	n falling edge	e of SCK				
	When CKP	<u>= 1:</u> ansmitted or	falling edge	of SCK				
		ansmitted or						
bit 5	D/A: Data/	Address bit						
	Used in I ² C	mode only.						
bit 4	P: Stop bit							
	Used in I ² C	mode only.						
bit 3	S: Start bit							
		c mode only.						
bit 2		/Write bit info						
		mode only.						
bit 1		e Address bi						
		mode only.						
bit 0		Full Status b						
		e complete,						
		e not comple	ele, 55PDU	- is empty				
	Legend:							
	R = Readal	ble bit	W = Writab	ole bit	U = Unimp	lemented bi	t, read as '0'	
	- n = Value	at POR	'1' = Bit is s		'0' = Bit is (x = Bit is ur	
	L							

					-	-		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
	bit 7							bit 0
bit 7		rite Collision	•		• ·			
		SPBUF regis d in software		en while it is	s still transm	nitting the pi	revious wor	d (must be
	0 = No col		/					
bit 6	SSPOV: R	eceive Overf	low Indicato	r bit				
	SPI Slave							
		byte is received for the data						
		ead the SSP						
		d in software).					
	0 = No ove		1 4	a		. ,		
	Note:	In Master transmissio				since eacl	n new rece	eption (and
bit 5	SSPEN: S	ynchronous S	Serial Port E	nable bit				
		s serial port					l port pins	
	Note:	When the Mas input or o		bled in SPI	mode, these	e pins must	be properly	configured
bit 4	CKP: Cloc	k Polarity Se	lect bit					
		te for clock i	0					
hit 2 0		te for clock is			- Calaat hita			
bit 3-0		SPM0: Synch I Slave mode					ran he user	l as I/O nin
	0100 = SP	I Slave mode	e, clock = S	CK pin, SS p	in control ei			
		I Master mod			/2			
		l Master moo						
		I Master mod						
	Note:	Bit combina I ² C mode of		ecifically list	ed here are	either reser	ved or impl	emented in
								1

REGISTER 17-2:	SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)	
	. ,	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a Transmit/Receive Shift register (SSPSR) and a Buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the Buffer Full Detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

17.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI must have TRISC<4> bit cleared
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

17.3.4 TYPICAL CONNECTION

Register 17-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data




FIGURE 17-2: SPI MASTER/SLAVE CONNECTION

17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 17-3, Figure 17-5 and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- (Timer2 output)/2

The maximum data rate is approximately 3.0 Mbps, limited by timing requirements (see Table 26-14 through Table 26-17).

Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 17-3: SPI MODE WAVEFORM (MASTER MODE)

17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in power-managed modes, the slave can transmit/receive data. When a byte is received, the device will wake-up from power-managed modes.

17.3.7 SLAVE SELECT CONTROL

The \overline{SS} pin allows a master controller to select one of several slave controllers for communications in systems with more than one slave. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The SS pin is configured for input by setting TRISA<5>. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin


is tri-stated, even if in the middle of a transmitted byte. External pull-up/pull-down resistors may be desirable, depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset when the \overline{SS} pin is set high.
 - 2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, SSPSR is cleared. This can be done by either driving the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 17-4: SLAVE SYNCHRONIZATION WAVEFORM






FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)




FIGURE 17-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

17.3.8 MASTER IN POWER-MANAGED MODES

In Master mode, module clocks may be operating at a different speed than when in full power mode, or in the case of the power-managed Sleep mode, all clocks are halted.

In most power-managed modes, a clock is provided to the peripherals and is derived from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the internal oscillator block (one of eight frequencies between 31 kHz and 8 MHz). See Section 2.7 "Clock Sources and Oscillator Switching" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from a power-managed mode when the master completes sending data. If an exit from a powermanaged mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will pause until the device wakes from the power-managed mode. After the device returns to full power mode, the module will resume transmitting and receiving data.

17.3.8.1 Slave in Power-Managed Modes

In Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if MSSP interrupts are enabled, will wake the device from a power-managed mode.

17.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.3.10 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

TABLE 17-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
TRISC	PORTC Data Direction Register								1111 1111	1111 1111
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	1) PORTA Data Direction Register						11 1111	11 1111
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend:x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.Note1:The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

17.4 I²C Mode


The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial Clock (SCL) RC3/SCK/SCL
- Serial Data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs using the TRISC<4:3> bits.

FIGURE 17-7: MSSP BLOCK DIAGRAM (I²C MODE)



17.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in I^2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
	SMP	CKE	D/A	Р	S	R/W	UA	BF		
	bit 7					-		bit 0		
7		v Rate Contro								
		or Slave mod								
		rate control d rate control e								
6		Bus Select bit								
		or Slave mod								
		e SMBus spe								
_		e SMBus spe	ecific inputs							
5		Address bit								
	In Master r Reserved.	<u>mode:</u>								
	In Slave m									
		es that the lates tha								
: 4	P: Stop bit					addrooo				
	•	es that a Sto	p bit has be	en detected	last					
		it was not de	-							
	Note:	This bit is cl	eared on R	eset when S	SPEN is clea	ared or a Sta	rt bit has bee	en detected.		
3	S: Start bit									
	1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last									
	0 = Start b			asat whan S	SPEN is clas	ared or a Sto	n hit has her	n detected		
it 2	_	d/Write bit Inf					p bit nas bet			
ιz	In Slave m		ornation (i		y)					
	1 = Read	000.								
	0 = Write									
	Note:					g the last ad Start bit, Stop				
	In Master mode: 1 = Transmit is in progress									
		nit is in progr nit is not in p								
	Note:			SSPCON2	bits, SEN,	RSEN, PEN	, RCEN or	ACKEN will		
				in Idle mod						
t 1	UA: Updat	e Address (1	0-bit Slave	mode only)						
		es that the u ss does not r			address in	the SSPADE	D register			
t 0	BF: Buffer	Full Status b	oit							
		In Transmit mode:								
		1 = Data transmit in progress (does not include the ACK and Stop bits), SSPBUF is full 0 = Data transmit complete (does not include the ACK and Stop bits), SSPBUF is empty								
	0 = Data ti In Receive	-	nete (does		HE ACK and	Stop bits), s		empty		
		ve complete,	SSPBUF is	full						
	0 = Receiv	e not comple	ete, SSPBL	IF is empty						
	-									
	Legend:									
	R = Reada	able bit	W = Writat	ole bit	U = Unimp	lemented bit	, read as '0'			

REGISTER 17-3: SSPSTAT: MSSP STATUS REGISTER (I²C MODE)

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision
- In Slave Transmit mode:
- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 **SSPOV:** Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

- bit 5 **SSPEN:** Synchronous Serial Port Enable bit
 - 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
 - 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be configured as input pins.

- bit 4 **CKP:** SCK Release Control bit
 - In Slave mode:
 - 1 = Release clock
 - 0 = Holds clock low (clock stretch), used to ensure data setup time
 - In Master mode:

Unused in this mode.

bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

- $1111 = I^2C$ Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle)
- $1000 = I^2C$ Master mode, clock = Fosc/(4 * (SSPADD + 1))
- 0111 = I^2C Slave mode, 10-bit address
- $0110 = I^2C$ Slave mode, 7-bit address
 - **Note:** Bit combinations not specifically listed here are either reserved, or implemented in SPI mode only.

Legend:

v			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 17-5:	SSPCON	2: MSSP CC		EGISTER 2	(I ² C MOD	E)			
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	
	bit 7							bit 0	
L:4 7					`				
bit 7		eneral Call En	-	-	-	e a a a a a a a a a a a a a a a a a a a	the SCDCD)	
		e interrupt whe al call address		call address		eceived in	116 33535	X	
bit 6	ACKSTAT	: Acknowledge	e Status bit (Master Trans	mit mode o	only)			
		wledge was n wledge was re							
bit 5	ACKDT: A	.cknowledge D	Data bit (Mas	ter Receive r	node only)				
	1 = Not Ac 0 = Acknow	knowledge wledge							
	Note:	Value that w the end of a		itted when th	e user initia	ites an Ack	nowledge s	equence at	
bit 4	ACKEN: A	cknowledge S	Sequence Er	nable bit (Ma	ster Receive	e mode onl	у)		
	 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data k Automatically cleared by hardware. 0 = Acknowledge sequence Idle 						0T data bit.		
bit 3 RCEN: Receive Enable bit (Master mode only)									
	1 = Enables Receive mode for I ² C 0 = Receive Idle								
bit 2	bit 2 PEN: Stop Condition Enable bit (Master mode only)								
	 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Stop condition Idle 								
bit 1	RSEN: Repeated Start Condition Enabled bit (Master mode only)								
	 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by har 0 = Repeated Start condition Idle 						hardware.		
bit 0	SEN: Start	Condition En	abled/Stretc	h Enabled bit	:				
	In Master mode: 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Start condition Idle							e.	
	<u>In Slave m</u> 1 = Clock :	i <u>ode:</u> stretching is e	nabled for b	oth Slave Tra	Insmit and S	Slave Rece	ive (stretch	enabled)	
	0 = Clock	stretching is d	isabled						
	Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I ² C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).						e Idle mode, n (or writes		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I²C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I²C modes to be selected:

- I²C Master mode, clock = Fosc/(4 * (SSPADD + 1))
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address), with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared by software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

17.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON1<4>). See **Section 17.4.4** "Clock Stretching" for more detail.


17.4.3.3 Transmission


When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 17.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-9).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.









17.4.4 CLOCK STRETCHING

Both 7 and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

17.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 17-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

17.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but the CKP bit is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

17.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-9).

Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.

17.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode

In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 17-11).

17.4.4.5 Clock Synchronization and the CKP bit (SEN = 1)

The SEN bit is also used to synchronize writes to the CKP bit. If a user clears the CKP bit, the SCL output is forced to '0'. When the SEN bit is set to '1', setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. If the user attempts to drive SCL low, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will

remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 17-12).

Note: If the SEN bit is '0', clearing the CKP bit will result in immediately driving the SCL output to '0' regardless of the current state.






FIGURE 17-12: CLOCK SYNCHRONIZATION TIMING





17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-15).





17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt if enabled):

- Start Condition
- Stop Condition
- Data Transfer Byte Transmitted/Received
- Acknowledge Transmit
- Repeated Start



17.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 17.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

17.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Register 17-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

17.4.7.1 Baud Rate Generation in Power-Managed Modes

When the device is operating in a power-managed mode, the clock source to the Baud Rate Generator may change frequency or stop, depending on the power-managed mode and clock source selected.

In most power modes, the Baud Rate Generator continues to be clocked but may be clocked from the primary clock (selected in a configuration word), the secondary clock (Timer1 oscillator at 32.768 kHz) or the internal oscillator block (one of eight frequencies between 31 kHz and 8 MHz). If the Sleep mode is selected, all clocks are stopped and the Baud Rate Generator will not be clocked.

FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 17-3: I²C CLOCK RATE W/BRG

Fosc	Fcy	Fcy*2	SSPADD VALUE (See Register 17-4, Mode 1000)	FscL ⁽²⁾ (2 Rollovers of BRG)
40 MHz	10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
40 MHz	10 MHz	20 MHz	1Fh	312.5 kHz
40 MHz	10 MHz	20 MHz	63h	100 kHz
16 MHz	4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	8 MHz	0Bh	308 kHz
16 MHz	4 MHz	8 MHz	27h	100 kHz
4 MHz	1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
4 MHz	1 MHz	2 MHz	09h	100kHz
4 MHz	1 MHz	2 MHz	00h	1 MHz ⁽¹⁾


Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

2: Actual clock rate will depend on bus conditions. Bus capacitance can increase rise time and extend the low time of the clock period, reducing the effective clock frequency (see Section 17.4.7.2 "Clock Arbitration").

17.4.7.2 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 17-18).






I²C MASTER MODE START 17.4.8 CONDITION TIMING

To initiate a Start condition, the user sets the Start Condition Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

If at the beginning of the Start condition, Note: the SDA and SCL pins are already sampled low or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

FIGURE 17-19:

FIRST START BIT TIMING



If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Because queueing of events is not Note: allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.

17.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low to high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 17-20: REPEAT START CONDITION WAVEFORM



17.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full Flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter #106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter #107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit, during the ninth bit time, if an address match occurred or if data was received properly. The status of \overline{ACK} is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

17.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

17.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

17.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call) or when the slave has properly received its data.

17.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>).

17.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


17.4.11.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

17.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

PIC18F2220/2320/4220/4320





17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Sequence Enable bit. Acknowledge ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-23).

17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

17.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-24).

17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-23: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 17-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



17.4.14 POWER-MANAGED MODE OPERATION

While in any power-managed mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

17.4.15 EFFECT OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

17.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF, and reset the I^2C port to its Idle state (Figure 17-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register or the bus is Idle and the S and P bits are cleared.

FIGURE 17-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



PIC18F2220/2320/4220/4320

17.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL is sampled low at the beginning of the Start condition (Figure 17-26).
- b) SCL is sampled low before SDA is asserted low (Figure 17-27).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low or the SCL pin is already low, then all of the following occur:

- The Start condition is aborted
- · The BCLIF flag is set
- The MSSP module is reset to its Idle state (Figure 17-26)

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0 and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






FIGURE 17-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









17.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 17-29). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 17-30).

If at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 17-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)



FIGURE 17-30: BUS COLLISION DURING A REPEATED START CONDITION (CASE 2)



17.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Register 17-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-32).

FIGURE 17-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 17-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



NOTES:

18.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules available in the PIC18F2X20/4X20 family of microcontrollers. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

The RC6/TX/CK and RC7/RX/DT pins must be configured as shown for use with the Universal Synchronous Asynchronous Receiver Transmitter:

- SPEN (RCSTA<7>) bit must be set (= 1)
- TRISC<7> bit must be set (= 1)
- TRISC<6> bit must be cleared (= 0)

Register 18-1 shows the Transmit Status and Control register (TXSTA) and Register 18-2 shows the Receive Status and Control register (RCSTA).

18.1 Asynchronous Operation in Power-Managed Modes

The USART may operate in Asynchronous mode while the peripheral clocks are being provided by the internal oscillator block. This mode makes it possible to remove the crystal or resonator that is commonly connected as the primary clock on the OSC1 and OSC2 pins.

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output back to 8 MHz. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source (see **Section 3.6 "INTOSC Frequency Drift**" for more information).

The other method adjusts the value in the Baud Rate Generator since there may be not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

TXSTA: T	RANSMIT S	TATUS AN	D CONTR	OL REGIS	TER						
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0				
CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D				
bit 7							bit				
	ock Source Se ious mode:	elect bit									
<u>Synchronous mode:</u> 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) TX9: 9-bit Transmit Enable bit											
1 = Selec	ts 9-bit transm	nission									
	ts 8-bit transm										
1 = Trans	insmit Enable mit enabled mit disabled	bit									
Note:	SREN/CREI	N overrides T	XEN in Syn	c mode.							
SYNC: US	SART Mode S	elect bit									
	ronous mode hronous mod										
Unimplem	nented: Read	as '0'									
$\begin{array}{l} Asynchrom \\ 1 = High s \\ 0 = Low s \end{array}$	peed	Select bit									
Synchrono Unused in	<u>ous mode:</u> this mode.										
TRMT: Tra	insmit Shift Re	egister Status	s bit								
1 = TSR e 0 = TSR f											
	bit of Transm dress/data bit		it.								
Legend:											
R = Reada	able bit	W = Writ	table bit	U = Unimp	lemented l	oit, read as '	0'				
- n = Value	e at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is ur	nknown				

REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

Г	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
	bit 7							bit 0
	SPEN: Ser	rial Port Enabl	e bit					
		port enabled (port disabled	(configures F	RX/DT and T	X/CK pins a	s serial po	rt pins)	
	RX9: 9-bit	Receive Enab	le bit					
		s 9-bit recepties 8-bit recepties						
	SREN: Sin	gle Receive E	nable bit					
	Asynchron Don't care.							
	1 = Enable 0 = Disabl	<u>us mode – Ma</u> es single recei es single rece cleared after re	ive ive	omplete.				
		<u>us mode – Sla</u>	ave:					
	Don't care.							
	CREN: Co	ntinuous Rece	eive Enable I	oit				
	$\frac{\text{Asynchrone}}{1 = \text{Enable}}$ $0 = \text{Disable}$							
		us mode: es continuous es continuous		enable bit (CREN is clea	ared (CREI	N overrides	SREN)
	ADDEN: A	ddress Detect	t Enable bit					
	-	<u>ous mode 9-b</u> e address dete		e interrupt a	nd load the	receive bu	ffer when R	SR<8>
		es address de	etection, all b	ytes are rec	eived and ni	nth bit car	be used as	s parity bit
	FERR: Fra	ming Error bit						
	1 = Framinon 0 = No frame	ng error (can b ming error	be updated b	y reading R	CREG regis	ter and rec	eiving next	valid byte)
	OERR: Ov	errun Error bit						
	1 = Overru0 = No ove	un error (can b errun error	e cleared by	clearing bit	CREN)			
	RX9D: 9th	bit of Receive	ed Data					
	This can be	e address/data	a bit or a par	ity bit and m	ust be calcu	lated by us	ser firmware	Э.
Г								
	Legend: R = Reada	hla hit	W = Wri	table hit		lomontad 4	nit read on	' ∩'
	r = reada		vv = vvr	lable bit	$0 = 0 \min p$	iemented t	oit, read as	0

'1' = Bit is set

'0' = Bit is cleared

REGISTER 1

- n = Value at POR

x = Bit is unknown

18.2 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit Baud Rate Generator. The SPBRG register controls the period of a free-running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 18-1. From this, the error in baud rate can be determined.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

• Fosc = 16 MHz

EXAMPLE 18-1:

- Desired Baud Rate = 9600
- BRGH = 0
- SYNC = 0

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks, because the Fosc/(16 (X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

POWER-MANAGED MODE 18.2.1 **OPERATION**

The system clock is used to generate the desired baud rate; however, when a power-managed mode is entered, the clock source may be operating at a different frequency than in PRI_RUN mode. In Sleep mode, no clocks are present and in PRI_IDLE, the primary clock source continues to provide clocks to the baud rate generator; however, in other power-managed modes, the clock frequency will probably change. This may require the value in SPBRG to be adjusted.

18.2.2 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

Desired Baud Rate	= Fosc/(64 (X + 1))
Solving for X:	
Х	= ((FOSC/Desired Baud Rate)/64) – 1
Х	= ((1600000/9600)/64) - 1
Х	= [25.042] = 25
Calculated Baud Rate	= 1600000/(64 (25 + 1)) = 9615
Error	= (Calculated Baud Rate – Desired Baud Rate)
Desired Baud Rate	
	= (9615 - 9600)/9600
	= 0.16%

TABLE 18-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0 (Asynchronous)	Baud Rate = $FOSC/(64 (X + 1))$	Baud Rate = Fosc/(16 (X + 1))
1 (Synchronous)	Baud Rate = $FOSC/(4 (X + 1))$	N/A

Legend: X = value in SPBRG (0 to 255)

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

CALCULATING BAUD RATE ERROR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x00- 0000	0000 -00x
SPBRG	Baud Ra		0000 0000	0000 0000						

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

BAUD	Fos	c = 40.000) MHz	Foso	; = 20.00	0 MHz	Fos	c = 16.000) MHz	Fosc = 10.000 MHz				
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)											
0.3	_		_	_	_		0.98	225.52	255	0.61	103.45	255		
1.2	—	—	—	1.22	1.73	255	1.20	0.16	207	1.20	0.16	129		
2.4	2.44	1.73	255	2.40	0.16	129	2.40	0.16	103	2.40	0.16	64		
9.6	9.62	0.16	64	9.47	-1.36	32	9.62	0.16	25	9.77	1.73	15		
19.2	18.94	-1.36	32	19.53	1.73	15	19.23	0.16	12	19.53	1.73	7		
38.4	39.06	1.73	15	39.06	1.73	7	35.71	-6.99	6	39.06	1.73	3		
57.6	56.82	-1.36	10	62.50	8.51	4	62.50	8.51	3	52.08	-9.58	2		
76.8	78.13	1.73	7	78.13	1.73	3	83.33	8.51	2	78.13	1.73	1		
96.0	89.29	-6.99	6	104.17	8.51	2	—	—	—	—	—	—		
115.2	125.00	8.51	4	—	—	—	125.00	8.51	1	78.13	-32.18	1		
250.0	208.33	-16.67	2	—	—		250.00	0.00	0	—	—	—		
300.0	312.50	4.17	1	312.50	4.17	0	—	—	—	—	—	—		
625.0	625.00	0.00	0	—	—	—	_	—	—	—	—	—		

TABLE 10-3. DAUD RATES FOR ASTINCTRONOUS WODE (DRGH = 0 , LOW SPEED	TABLE 18-3:	BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0, LOW SPEED)
---	-------------	--

BAUD	Fosc	= 8.0000	00 MHz	Fosc = 7.159090 MHz			Fosc = 5.068800 MHz			Fosc = 4.000000 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)									
0.3	0.49	62.76	255	0.44	45.65	255	0.31	3.13	255	0.30	0.16	207
1.2	1.20	0.16	103	1.20	0.23	92	1.20	0.00	65	1.20	0.16	51
2.4	2.40	0.16	51	2.38	-0.83	46	2.40	0.00	32	2.40	0.16	25
9.6	9.62	0.16	12	9.32	-2.90	11	9.90	3.13	7	8.93	-6.99	6
19.2	17.86	-6.99	6	18.64	-2.90	5	19.80	3.13	3	20.83	8.51	2
38.4	41.67	8.51	2	37.29	-2.90	2	39.60	3.13	1	31.25	-18.62	1
57.6	62.50	8.51	1	55.93	-2.90	1	—	_	_	62.50	8.51	0
—	_	_	_	—	_	_	79.20	3.13	0	—	_	_
115.2	125.00	8.51	0	111.86	-2.90	0	—	—	—	_	_	—

DAUD	Fosc	Fosc = 3.579545 MHz			Fosc = 2.000000 MHz			Fosc = 1.000000 MHz			Fosc = 0.032768 MHz		
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)										
0.3	0.30	0.23	185	0.30	0.16	103	0.30	0.16	51	0.26	-14.67	1	
1.2	1.19	-0.83	46	1.20	0.16	25	1.20	0.16	12	—	_	—	
2.4	2.43	1.32	22	2.40	0.16	12	2.23	-6.99	6	—	—	—	
9.6	9.32	-2.90	5	10.42	8.51	2	7.81	-18.62	1	—	—	—	
19.2	18.64	-2.90	2	15.63	-18.62	1	15.63	-18.62	0	—	—	—	
38.4	—	—	_	31.25	-18.62	0	—	—	_	—	_	—	
57.6	55.93	-2.90	0	—	_	_	—	_	_	—	_	_	

PIC18F2220/2320/4220/4320

IADLE	TABLE 18-4: BAUD RATES FOR ASTNCHRONOUS MODE (BRGH = 1, HIGH SPEED)												
BAUD	Fosc	= 40.000	MHz	Fosc	= 20.000	MHz	Fosc	= 16.000) MHz	Fosc = 10.000 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
2.4	_	_	_	4.88	103.45	255	3.91	62.76	255	2.44	1.73	255	
9.6	9.77	1.73	255	9.62	0.16	129	9.62	0.16	103	9.63	0.16	64	
19.2	19.23	0.16	129	19.23	0.16	64	19.23	0.16	51	18.94	-1.36	32	
38.4	38.46	0.16	64	37.88	-1.36	32	38.46	0.16	25	39.06	1.73	15	
57.6	58.14	0.94	42	56.82	-1.36	21	58.82	2.12	16	56.82	-1.36	10	
76.8	75.76	-1.36	32	78.13	1.73	15	76.92	0.16	12	78.13	1.73	7	
96.0	96.15	0.16	25	96.15	0.16	12	100.00	4.17	9	89.29	-6.99	6	
115.2	113.64	-1.36	21	113.64	-1.36	10	111.11	-3.55	8	125.00	8.51	4	
250.0	250.00	0.00	9	250.00	0.00	4	250.00	0.00	3	208.33	-16.67	2	
300.0	312.50	4.17	7	312.50	4.17	3	333.33	11.11	2	312.50	4.17	1	
500.0	500.00	0.00	4	416.67	-16.67	2	500.00	0.00	1	_	_	_	
625.0	625.00	0.00	3	625.00	0.00	1	_	_	_	625.00	0.00	0	
1000.0	833.33	-16.67	2	_	_	—	1000.00	0.00	0	_	_	_	
1250.0	1250.00	0.00	1	1250.00	0.00	0	—	—		—	_	_	
BAUD	Fosc =	8.00000	0 MHz	Fosc =	7.15909	0 MHz	Fosc =	5.06880	0 MHz	Foso	; = 4.000	MHz	
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	—		—	—	—	—		_	—	0.98	225.52	255	
1.2	1.95	62.76	255	1.75	45.65	255	1.24	3.13	255	1.20	0.16	207	
2.4	2.40	0.16	207	2.41	0.23	185	2.40	0.00	131	2.40	0.16	103	
9.6	9.62	0.16	51	9.52	-0.83	46	9.60	0.00	32	9.62	0.16	25	
19.2	19.23	0.16	25	19.45	1.32	22	18.64	-2.94	16	19.23	0.16	12	
38.4	38.46	0.16	12	37.29	-2.90	11	39.60	3.13	7	35.71	-6.99	6	
57.6	55.56	-3.55	8	55.93	-2.90	7	52.80	-8.33	5	62.50	8.51	3	
76.8	71.43	-6.99	6	74.57	-2.90	5	79.20	3.13	3	83.33	8.51	2	
96.0	100.00	4.17	4	89.49	-6.78	4		—	—	—	—	—	
115.2	125.00	8.51	3	111.86	-2.90	3	105.60	-8.33	2	125.00	8.51	1	
250.0	250.00	0.00	1	223.72	-10.51	1		—	—	250.00	0.00	0	
300.0	—	—	—	—	—	—	316.80	5.60	0	—	—	—	
300.0 500.0	 500.00	 0.00	0	 447.44	 -10.51	0	316.80 —	5.60 —	0 —	_	_	_	

TABLE 18-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1, HIGH SPEED)

BAUD	Fosc =	3.57954	5 MHz	Fosc = 2.000000 MHz			Fosc =	1.00000	0 MHz	Fosc = 0.032768 MHz			
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.87	191.30	255	0.49	62.76	255	0.30	0.16	207	0.29	-2.48	6	
1.2	1.20	0.23	185	1.20	0.16	103	1.20	0.16	51	1.02	-14.67	1	
2.4	2.41	0.23	92	2.40	0.16	51	2.40	0.16	25	2.05	-14.67	0	
9.6	9.73	1.32	22	9.62	0.16	12	8.93	-6.99	6	—		—	
19.2	18.64	-2.90	11	17.86	-6.99	6	20.83	8.51	2	—		—	
38.4	37.29	-2.90	5	41.67	8.51	2	31.25	-18.62	1	—		—	
57.6	55.93	-2.90	3	62.50	8.51	1	62.50	8.51	0	—		—	
76.8	74.57	-2.90	2	—	—	—	—	_	—	—		—	
115.2	111.86	-2.90	1	125.00	8.51	0	—	_	—	—		—	
250.0	223.72	-10.51	0		—	—	—	—	—	—		—	

	Fosc	= 40.000	MHz	Fosc	= 20.000	MHz	Fosc	= 16.000	MHz	Fosc	= 10.00) MHz
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
9.6	_	_	_	_	_	_	15.63	62.76	255	9.77	1.73	255
19.2	—	—	—	19.53	1.73	255	19.23	0.16	207	19.23	0.16	129
38.4	39.06	1.73	255	38.46	0.16	129	38.46	0.16	103	38.46	0.16	64
57.6	57.47	-0.22	173	57.47	-0.22	86	57.97	0.64	68	58.14	0.94	42
76.8	76.92	0.16	129	76.92	0.16	64	76.92	0.16	51	75.76	-1.36	32
96.0	96.15	0.16	103	96.15	0.16	51	95.24	-0.79	41	96.15	0.16	25
250.0	250.00	0.00	39	250.00	0.00	19	250.00	0.00	15	250.00	0.00	9
300.0	303.03	1.01	32	294.12	-1.96	16	307.69	2.56	12	312.50	4.17	7
500.0	500.00	0.00	19	500.00	0.00	9	500.00	0.00	7	500.00	0.00	4
625.0	625.00	0.00	15	625.00	0.00	7	666.67	6.67	5	625.00	0.00	3
1000.0	1000.00	0.00	9	1000.00	0.00	4	1000.00	0.00	3	833.33	-16.67	2
1250.0	1250.00	0.00	7	1250.00	0.00	3	1333.33	6.67	2	1250.00	0.00	1

TABLE 18-5: BAUD RATES FOR SYNCHRONOUS MODE (SYNC = 1)

BAUD	Fosc =	8.00000	0 MHz	Fosc = 7.159090 MHz			Fosc = 5.068800 MHz		0 MHz	Fosc = 4.000 MHz		MHz
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
2.4	7.81	225.52	255	6.99	191.30	255	4.95	106.25	255	3.91	62.76	255
9.6	9.62	0.16	207	9.62	0.23	185	9.60	0.00	131	9.62	0.16	103
19.2	19.23	0.16	103	19.24	0.23	92	19.20	0.00	65	19.23	0.16	51
38.4	38.46	0.16	51	38.08	-0.83	46	38.40	0.00	32	38.46	0.16	25
57.6	57.14	-0.79	34	57.73	0.23	30	57.60	0.00	21	58.82	2.12	16
76.8	76.92	0.16	25	77.82	1.32	22	74.54	-2.94	16	76.92	0.16	12
96.0	95.24	-0.79	20	94.20	-1.88	18	97.48	1.54	12	100.00	4.17	9
250.0	250.00	0.00	7	255.68	2.27	6	253.44	1.38	4	250.00	0.00	3
300.0	285.71	-4.76	6	298.30	-0.57	5	316.80	5.60	3	333.33	11.11	2
500.0	500.00	0.00	3	447.44	-10.51	3	422.40	-15.52	2	500.00	0.00	1
625.0	666.67	6.67	2	596.59	-4.55	2	633.60	1.38	1	—		—
1000.0	1000.00	0.00	1	894.89	-10.51	1	—	_	—	1000.00	0.00	0
1250.0	—	_	—	1789.77	43.18	0	1267.20	1.38	0	—		—

BAUD	Fosc =	3.57954	5 MHz	Fosc = 2.000000 MHz			Fosc = 1.000000 MHz			Fosc = 0.032768 MHz		8 MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—	—	_		_	_	0.98	225.52	255	0.30	1.14	26
1.2	—	—	—	1.95	62.76	255	1.20	0.16	207	1.17	-2.48	6
2.4	3.50	45.65	255	2.40	0.16	207	2.40	0.16	103	2.73	13.78	2
9.6	9.62	0.23	92	9.62	0.16	51	9.62	0.16	25	8.19	-14.67	0
19.2	19.04	-0.83	46	19.23	0.16	25	19,.23	0.16	12	—	_	—
38.4	38.91	1.32	22	38.46	0.16	12	35.71	-6.99	6	—	_	—
57.6	55.93	-2.90	15	55.56	-3.55	8	62.50	8.51	3	—	_	—
76.8	74.57	-2.90	11	71.43	-6.99	6	83.33	8.51	2	—	_	—
96.0	99.43	3.57	8	100.00	4.17	4	—	_	_	—	_	—
250.0	223.72	-10.51	3	250.00	0.00	1	250.00	0.00	0	—	_	—
500.0	447.44	-10.51	1	500.00	0.00	0	_	_	_	_	—	—

18.3 USART Asynchronous Mode

In this mode, the USART uses standard Non-Returnto-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware but can be implemented in software (and stored as the ninth data bit). Asynchronous mode functions in all power-managed modes except Sleep mode when call clock sources are stopped. When in PRI_IDLE mode, no changes to the Baud Rate Generator values are required: however, other power-managed mode clocks may operate at another frequency than the primary clock. Therefore, the Baud Rate generator values may need adjusting.

Asynchronous mode is selected by clearing bit, SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver


18.3.1 USART ASYNCHRONOUS TRANSMITTER


The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit, TXIF (PIR1<4>), is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. Flag bit TXIF is not cleared immediately upon loading the Transmit Buffer register, TXREG. TXIF becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results. While flag bit TXIF indicated the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, therefore, the user must poll this bit in order to determine whether the TSR register is empty.

Note 1: The TSR register is not mapped in data memory so it is not available to the user.

2: Flag bit TXIF is set when enable bit TXEN is set.

FIGURE 18-1: USART TRANSMIT BLOCK DIAGRAM










TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
USART Tra	nsmit Regis	ter						0000 0000	0000 0000
CSRC	TX9	TX9D	0000 -010	0000 -010					
Baud Rate	Generator R	legister						0000 0000	0000 0000
	GIE/GIEH PSPIF ⁽¹⁾ PSPIE ⁽¹⁾ PSPIP ⁽¹⁾ SPEN USART Tra CSRC Baud Rate	GIE/GIEH PEIE/GIEL PSPIF ⁽¹⁾ ADIF PSPIE ⁽¹⁾ ADIE PSPIP ⁽¹⁾ ADIP SPEN RX9 USART Transmit Regis CSRC TX9 Baud Rate Generator R	GIE/GIEHPEIE/GIELTMR0IEPSPIF(1)ADIFRCIFPSPIE(1)ADIERCIEPSPIP(1)ADIPRCIPSPENRX9SRENUSART Transmit RegisterCSRCTX9CSRCTX9TXENBaud Rate Generator Register	GIE/GIEHPEIE/GIELTMROIEINTOIEPSPIF(1)ADIFRCIFTXIFPSPIE(1)ADIERCIETXIEPSPIP(1)ADIPRCIPTXIPSPENRX9SRENCRENUSART Transmit RegisterTXENSYNC	GIE/GIEHPEIE/GIELTMR0IEINT0IERBIEPSPIF(1)ADIFRCIFTXIFSSPIFPSPIE(1)ADIERCIETXIESSPIEPSPIP(1)ADIPRCIPTXIPSSPIPSPENRX9SRENCRENADDENUSART Transmit RegisterCSRCTX9TXENSYNCBaud Rate Generator Register	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFPSPIE(1)ADIERCIETXIESSPIECCP1IEPSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPSPENRX9SRENCRENADDENFERRUSART Transmit RegisterCSRCTX9TXENSYNC—BRGHBaud Rate Generator Register	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFPSPIE(1)ADIERCIETXIESSPIECCP1IETMR2IEPSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IPSPENRX9SRENCRENADDENFERROERRUSART Transmit RegisterCSRCTX9TXENSYNC—BRGHTRMTBaud Rate Generator Register	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIFPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFPSPIE(1)ADIERCIETXIESSPIECCP1IETMR2IETMR1IEPSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IPTMR1IPSPENRX9SRENCRENADDENFERROERRRX9DUSART Transmit RegisterCSRCTX9TXENSYNC—BRGHTRMTTX9DBaud Rate Generator Register	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0POR, BORGIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIF0000000xPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF00000000PSPIE(1)ADIERCIETXIESSPIECCP1IETMR2IETMR1IE00000000PSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IPTMR1IP11111111SPENRX9SRENCRENADDENFERROERRRX9D0000-00xUSART Trasmit RegisterVX9TXENSYNC—BRGHTRMTTX9D0000-010Baud Rate Generator RegisterVV—VV00000000000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

18.3.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 18.2 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

18.3.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with address detect enable:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.




FIGURE 18-4: USART RECEIVE BLOCK DIAGRAM

To set up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 18.2 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set Transmit bit, TX9. Can be used as address/data bit.

- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 18-5: ASYNCHRONOUS RECEPTION




TABLE 18-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	x000 0000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Re	ceive Re	gister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	Generato	or Registe	r					0000 0000	0000 0000
SPBRG	Daud Rate	Generato	JI Registe	1					0000 0000	0000 000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

18.4 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTA<4>). In addition, enable bit, SPEN (RCSTA<7>), is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit, CSRC (TXSTA<7>).

18.4.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit, TXIF (PIR1<4>), is set. The interrupt can be enabled/disabled by setting/clearing enable bit, TXIE

(PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 18.2 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 18-6: SYNCHRONOUS TRANSMISSION

PIC18F2220/2320/4220/4320




FIGURE 18-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	x000 0000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Tr	ransmit F	Register						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera	tor Regist	er					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

18.4.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit, SREN (RCSTA<5>), or enable bit, CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 18.2 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.

- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART R	eceive Re	egister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera	tor Registe	ər					0000 0000	0000 0000
								1.4		

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

18.5 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any power-managed mode. Slave mode is entered by clearing bit, CSRC (TXSTA<7>).

18.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Tr	ansmit R	Register		0000 0000	0000 0000				
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

18.5.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to entering Sleep or any Idle mode, then a word may be received while in this power-managed mode. Once the word is received, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from the power-managed mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x	
RCREG	USART Re	eceive Re	gister						0000 0000	0000 0000	
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010	
SPBRG	Baud Rate	Generat	or Registe	r					0000 0000	0000 0000	

TABLE 18-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.

19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 10 inputs for the PIC18F2X20 devices and 13 for the PIC18F4X20 devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

A new feature for the A/D converter is the addition of programmable acquisition time. This feature allows the user to select a new channel for conversion and setting the GO/DONE bit immediately. When the GO/DONE bit is set, the selected channel is sampled for the programmed acquisition time before a conversion is actually started. This removes the firmware overhead that may have been required to allow for an acquisition (sampling) period (see Register 19-3 and Section 19.3 "Selecting and Configuring Automatic Acquisition Time"). The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 19-1: ADCON0 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-3 CHS3:CHS0: Analog Channel Select bits

- 0000 = Channel 0 (AN0) 0001 = Channel 1 (AN1)
- 0010 = Channel 2 (AN2)
- 0011 = Channel 3 (AN3)
- 0100 = Channel 4 (AN4)
- 0101 = Channel 5 (AN5)^(1,2)
- 0110 =Channel 6 (AN6)^(1,2)
- 0111 = Channel 7 (AN7)(1,2)
- 1000 = Channel 8 (AN8) 1001 = Channel 9 (AN9)
- 1010 = Channel 10 (AN10)
- 1011 = Channel 11 (AN11)
- 1100 = Channel 12 (AN12)
- $1101 = Unimplemented^{(2)}$
- 1110 = Unimplemented⁽²⁾
- 1111 = Unimplemented⁽²⁾

Note 1: These channels are not implemented on the PIC18F2X20 (28-pin) devices.2: Performing a conversion on unimplemented channels returns full-scale results.

bit 1 GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress 0 = A/D Idle

bit 0 ADON: A/D On bit

1 = A/D converter module is enabled

0 = A/D converter module is disabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F2220/2320/4220/4320

REGISTER 19-2: ADCON1 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾
—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5 VCFG1: Voltage Reference Configuration bit, VREFL Source

1 = VREF-(AN2)

0 = AVSS

bit 4 VCFG0: Voltage Reference Configuration bit, VREFH Source

1 = VREF+ (AN3)

0 = AVDD

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG3: PCFG0	AN12	AN11	AN10	AN9	AN8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO
0000 (1)	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	А	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	А	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	Α	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0100	D	D	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	D	D	D	А	Α	Α	Α	Α	Α	Α	Α	А	А
0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	А	А
0111 (1)	D	D	D	D	D	Α	Α	Α	Α	А	Α	Α	А
1000	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	А
1011	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α
1100	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	А	А
1110	D	D	D	D	D	D	D	D	D	D	D	D	А
1111	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input D = Digital I/O

- **Note 1:** The POR value of the PCFG bits depends on the value of the PBAD bit in Configuration Register 3H. When PBAD = 1, PCFG<3:0> = 0000; when PBAD = 0, PCFG<3:0> = 0111.
 - 2: AN5 through AN7 are available only in PIC18F4X20 devices.

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

PIC18F2220/2320/4220/4320

REGISTER 19-3:	ADCON2 REGISTER									
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0		
	bit 7							bit 0		
bit 7	ADFM: A/D Result Format Select bit									
	1 = Right justified 0 = Left justified									
bit 6	Unimplemented: Read as '0'									
bit 5-3	ACQT2:ACQT0: A/D Acquisition Time Select bits									
	111 = 20 T AD									
	110 = 16 TAD									
	101 = 12 TAD									
	100 = 8 T AD									
	011 = 6 TAD									
	010 = 4 TAD									
	001 = 2 TAD									
	$000 = 0 \text{ Tad}^{(1)}$									
bit 2-0	ADCS1:ADCS0: A/D Conversion Clock Select bits									
	111 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾									
	110 = FOSC/64									
	101 = FOSC/16									
	100 = Fosc/4									
	011 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾									
	010 = FOSC/32									
	001 = FOSC/8									
	000 = FOSC/2									
	Note 1:	If the A/D	Frc clock s	ource is sele	ected, a dela	ay of one T	CY (instruction	on cycle) is		


Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter which generates the result via successive approximation.





A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1. The value in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 19.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time <u>can be</u> programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)
- 5. Wait for A/D conversion to complete, by either:
 Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.




FIGURE 19-2: ANALOG INPUT MODEL

19.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the Charge Holding Capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). **The maximum recommended impedance for analog sources is 2.5** k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When the conversion is started, the holding
	capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 7 \ k\Omega$
Temperature	=	50°C (system max.)
VHOLD	=	0V @ time = 0

19.2 A/D VREF+ and VREF- References

If external voltage references are used instead of the internal AVDD and AVss sources, the source impedance of the VREF+ and VREF- voltage sources must be considered. During acquisition, currents supplied by these sources are insignificant. However, during conversion, the A/D module sinks and sources current through the reference sources.

In order to maintain the A/D accuracy, the voltage reference source impedances should be kept low to reduce voltage changes. These voltage changes occur as reference currents flow through the reference source impedance. The maximum recommended impedance of the VREF+ and VREF- external reference voltage sources is 75Ω .

Note: When using external references, the source impedance of the external voltage references must be less than 75Ω in order to achieve the specified ADC resolution. A higher reference source impedance will increase the ADC offset and gain errors. Resistive voltage dividers will not provide a low enough source impedance. To ensure the best possible ADC performance, external VREF inputs should be buffered with an op amp or other low-impedance circuit.

EQUATION 19-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF

EQUATION 19-2: MINIMUM A/D HOLDING CAPACITOR

 $VHOLD = (VREF - (VREF/2048)) \cdot (1 - e^{(-Tc/CHOLD(RIC + RSS + RS))})$ or $TC = -(CHOLD)(RIC + RSS + RS) \ln(1/2048)$

EXAMPLE 19-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	5 μs
TCOFF	=	(Temp – 25°C)(0.05 μs/°C) (50°C – 25°C)(0.05 μs/°C) 1.25 μs
Temperatu	ure coeffic	ient is only required for temperatures > 25°C. Below 25°C, TCOFF = $0 \ \mu$ s.
TC	_	-(Chold)(Ric + Rss + Rs) $\ln(1/2047) \ \mu s$ -(120 pF) (1 k Ω + 7 k Ω + 2.5 k Ω) ln(0.0004883) μs 9.61 μs
TACQ	=	5 μs + 1.25 μs + 9.61 μs 12.86 μs

19.3 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable <u>acquisition</u> time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

19.4 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (approximately 2 μ s, see parameter #130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clock S	ource (TAD)	Maximum Device Frequency			
Operation	ADCS2:ADCS0	PIC18FXX20	PIC18LFXX20 ⁽⁴⁾		
2 Tosc	000	1.25 MHz	666 kHz		
4 Tosc	100	2.50 MHz	1.33 MHz		
8 Tosc	001	5.00 MHz	2.66 MHz		
16 Tosc	101	10.0 MHz	5.33 MHz		
32 Tosc	010	20.0 MHz	10.65 MHz		
64 Tosc	110	40.0 MHz	21.33 MHz		
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾		

TABLE 19-1: TAD VS. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of $4 \mu s$.

2: The RC source has a typical TAD time of 6 μs.

3: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.

4: Low-power devices only.

19.5 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D RC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.

19.6 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit in the Configuration register configures PORTB pins to reset as analog or digital pins by controlling how the PCFG0 bits in ADCON1 are reset.

19.7 A/D Conversions

Figure 19-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 19-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



19.8 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user or an appropriate TACQ time, selected before the "special event trigger", sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
PIR2	OSCFIF	CMIF		EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	00-0 0000	00-0 0000
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	00-0 0000	00-0 0000
IPR2	OSCFIP	CMIP		EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	11-1 1111	11-1 1111
ADRESH	SH A/D Result Register High Byte									uuuu uuuu
ADRESL	A/D Result	Register Lo	w Byte						xxxx xxxx	uuuu uuuu
ADCON0	_	_	CHS3	CHS3	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 qqqq	00 qqqq
ADCON2	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	0-00 0000
PORTA	RA7 ⁽⁴⁾	RA6 ⁽⁴⁾	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
TRISA	TRISA7 ⁽⁴⁾	TRISA6 ⁽⁴⁾							11 1111	11 1111
PORTB	Read POR	TB pins, Wri	te LATB La	itch					xxxx xxxx	uuuu uuuu
TRISB	PORTB Dat	ta Direction	Register						1111 1111	1111 1111
LATB	PORTB Ou	tput Data La	atch						xxxx xxxx	uuuu uuuu
PORTE	—	_	_	—	RE3 ⁽²⁾	Read POF	RTE pins, Wr	ite LATE ⁽⁴⁾	xxxx	uuuu
TRISE ⁽³⁾	IBF	OBE	IBOV	PSPMODE	—	PORTE D	ata Direction		0000 -111	0000 -111
LATE ⁽³⁾	_	_	—	_	PORTE C	Dutput Data	a Latch		xxx	uuu

TABLE 19-2: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition.

Shaded cells are not used for A/D conversion.

Note 1: RE3 port bit is available only as an input pin when MCLRE bit in configuration register is '0'.

2: This register is not implemented on PIC18F2X20 devices.

3: These bits are not implemented on PIC18F2X20 devices.

4: These pins may be configured as port pins depending on the oscillator mode selected.

20.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs and outputs for the comparators are multiplexed with the RA0 through RA5 pins. The onchip voltage reference (Section 21.0 "Comparator Voltage Reference Module") can also be an input to the comparators.

The CMCON register, shown as Register 20-1, controls the comparator module's input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 20-1.

20.1 **Comparator Configuration**

There are eight modes of operation for the comparators. The CM bits (CMCON<2:0>) are used to select these modes. Figure 20-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in the Electrical Specifications (see Section 26.0 "Electrical Characteristics").


Note:	Comparator interrupts should be disabled								
	during a Comparator mode change.								
	Otherwise, a false interrupt may occur.								

REGISTER 20-1: CMCON REGISTER

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1		
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0		
	bit 7							bit 0		
bit 7	C2OUT : Co	omparator 2	Output bit							
	When C2IN									
	1 = C2 VIN+ > C2 VIN- 0 = C2 VIN+ < C2 VIN-									
	<u>When C2IN</u> 1 = C2 VIN	$\underline{NV} = \bot$. + < C2 VIN-								
	0 = C2 VIN	+ > C2 VIN-								
bit 6	C10UT : Co	omparator 1	Output bit							
	When C1IN									
	-	+ > C1 VIN-								
		+ < C1 VIN-								
	<u>When C1IN</u> 1 = C1 VIN	<u>vv = ⊥.</u> + < C1 Vin-								
		+ > C1 VIN-								
bit 5	C2INV: Co	mparator 2 (Dutput Inver	sion bit						
		put inverted								
		put not inver								
bit 4		mparator 1 (Dutput Inver	sion bit						
		put inverted	ام ما							
bit 3		put not inver								
DILS	-	erator Input								
		2:CM0 = 110 I- connects t								
		I- connects t								
		I- connects t								
	-	I- connects t								
bit 2-0		Comparato								
	Figure 20-	1 shows the	Comparator	modes and	CM2:CM0	bit settings.				
	Legend:									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F2220/2320/4220/4320




2: Mode 110 is exception. Comparator input pins obey TRISA bits.

20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty due to input offsets and response time.

20.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).



20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 21.0 "Comparator Voltage Reference Module" contains a detailed description of the comparator voltage reference module that provides this signal. The internal reference signal is used when comparators are in mode, CM2:CM0 = 110 (Figure 20-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

Depending on the setting of the CVROE bit (CVRCON<6>), the voltage reference may also be available on pin RA2.

20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Table 26-2 in Section 26.0 "Electrical Characteristics").

20.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexers in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode.


The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

Note 1:	When reading the Port register, all pins						
	configured as analog inputs will read as a						
	'0'. Pins configured as digital inputs will						
	convert an analog input according to the						
	Schmitt Trigger input specification.						

2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.

PIC18F2220/2320/4220/4320

FIGURE 20-3: COMPARATOR OUTPUT BLOCK DIAGRAM



20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR registers) is the Comparator Interrupt Flag. The CMIF bit is cleared by firmware. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE registers) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR registers) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

20.7 Comparator Operation in Power-Managed Modes

When a comparator is active and the device is placed in a power-managed mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from a powermanaged mode when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in a power-managed mode, turn off the comparators (CM<2:0> = 111) before entering the power-managed modes. If the device wakes up from a power-managed mode, the contents of the CMCON register are not affected.


20.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Reset mode (CM<2:0> = 111). This ensures that all potential inputs are analog inputs. Device current is minimized when digital inputs are present at Reset time. The comparators will be powered down during the Reset interval.

20.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. Therefore, the analog input must be between Vss and VDD. If the input voltage exceeds this range by more than 0.6V, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources.

FIGURE 20-4: COMPARATOR ANALOG INPUT MODEL



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111
CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
PIR2		CMIF	—	—	BCLIF	LVDIF	TMR3IF	CCP2IF	-0 0000	-0 0000
PIE2		CMIE	—	—	BCLIE	LVDIE	TMR3IE	CCP2IE	-0 0000	-0 0000
IPR2	_	CMIP	—	_	BCLIP	LVDIP	TMR3IP	CCP2IP	-1 1111	-1 1111
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	xx0x 0000
LATA	—	_	LATA	Data Output Register					xxxx xxxx	xxxx xxxx
TRISA	—		PORTA	Data Dire	ection Reg	gister			1111 1111	1111 1111

TABLE 20-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Shaded cells are unused by the comparator module.

Note 1: These pins are enabled based on oscillator configuration (see Configuration Register 1H).

21.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The CVRCON register controls the operation of the reference as shown in Register 21-1. The block diagram is given in Figure 21-1.

The comparator reference supply voltage comes from VDD and Vss.

21.1 Configuring the Comparator Voltage Reference

The comparator voltage reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the comparator voltage reference are as follows:

EQUATION 21-1:

If CVRR = 1:

$$CV_{REF} = (CVR < 3:0>) \bullet \frac{V_{DD}}{24}$$

If CVRR = 0:
 $CV_{REF} = (CVR < 3:0> + 8) \bullet \frac{V_{DD}}{32}$


The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 26-2 in Section 26.0 "Electrical Characteristics").

REGISTER 21-1: CVRCON REGISTER R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 **CVREN** CVROE **CVRR** CVR3 CVR2 CVR1 CVR0 bit 7 bit 0 bit 7 **CVREN:** Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down bit 6 **CVROE:** Comparator VREF Output Enable bit 1 = CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF⁽¹⁾ pin 0 = CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF pin Note 1: CVROE overrides the TRISA<2> bit setting. bit 5 CVRR: Comparator VREF Range Selection bit 1 = 0.00 VDD to 0.75 VDD, with VDD/24 step size 0 = 0.25 VDD to 0.75 VDD, with VDD/32 step size bit 4 Unimplemented: Read as '0' bit 3-0 CVR3:CVR0: Comparator VREF Value Selection 0 ≤ VR3:VR0 ≤ 15 bits When CVRR = 1: Vdd $CVREF = (CVR < 3:0>) \bullet$ 24 When CVRR = 0: $\frac{\text{VDD}}{\text{CVREF} = 1/4 \bullet (\text{CVRSRC}) + (\text{CVR}<3:0>+8) \bullet \frac{\text{VDD}}{32}$ Logond

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F2220/2320/4220/4320

FIGURE 21-1: VOLTAGE REFERENCE BLOCK DIAGRAM



21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from VDD; therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the voltage reference can be found in **Section 26.0 "Electrical Characteristics"**.

21.3 Operation in Power-Managed Modes

The contents of the CVRCON register are not affected by entry to or exit from power-managed modes. To minimize current consumption in power-managed modes, the voltage reference module should be disabled; however, this can cause an interrupt from the comparators so the comparator interrupt should also be disabled while the CVRCON register is being modified.

21.4 Effects of a Reset

A device Reset disables the voltage reference by clearing the CVRCON register. This also disconnects the reference from the RA2 pin, selects the high-voltage range and selects the lowest voltage tap from the resistor divider.

21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be output using the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto the RA2 pin, with an input signal present, will increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, an external buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111
TRISA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

Note 1: These pins are enabled based on oscillator configuration (see Configuration Register 1H).

NOTES:

22.0 LOW-VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low-Voltage Detect (LVD) module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low-Voltage Detect circuitry is completely under software control. This allows the circuitry to be turned off by the software which minimizes the current consumption for the device.


Figure 22-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at

time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference, TB - TA, is the total time for shutdown.

The block diagram for the LVD module is shown in Figure 22-2. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.


Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 22-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).






PIC18F2220/2320/4220/4320

FIGURE 22-2: LOW-VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the sense voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, LVDIN (Figure 22-3). This gives users flexibility because it allows them to configure the Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





22.1 Control Register

The Low-Voltage Detect Control register controls the operation of the Low-Voltage Detect circuitry.

REGISTER 22-1: LVDCON REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low-Voltage Detect logic will generate the interrupt flag at the specified voltage range
- 0 = Indicates that the Low-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- bit 4 LVDEN: Low-Voltage Detect Power Enable bit
 - 1 = Enables LVD, powers up LVD circuit
 - 0 = Disables LVD, powers down LVD circuit
- bit 3-0 LVDL3:LVDL0: Low-Voltage Detection Limit bits
 - 1111 = External analog input is used (input comes from the LVDIN pin)
 - 1110 = 4.50V-4.78V
 - 1101 = 4.20V-4.46V
 - 1100 = 4.00V-4.26V
 - 1011 = 3.80V-4.04V
 - 1010 = 3.60V-3.84V
 - 1001 = 3.50V-3.72V
 - 1000 = 3.30V-3.52V
 - 0111 = 3.00V-3.20V
 - 0110 = 2.80V-2.98V
 - 0101 = 2.70V-2.86V
 - 0100 = 2.50V-2.66V
 - 0011 = 2.40V-2.55V
 - 0010 = 2.20V-2.34V
 - 0001 = 2.00V-2.12V
 - 0000 = Reserved
 - **Note:** LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

22.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register) which selects the desired LVD trip point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 22-4 shows typical waveforms that the LVD module may be used to detect.




FIGURE 22-4: LOW-VOLTAGE DETECT WAVEFORMS

22.2.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 22-4.

22.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

22.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

22.4 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off. NOTES:

23.0 SPECIAL FEATURES OF THE CPU

PIC18F2X20/4X20 devices include several features intended to maximize system reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F2X20/4X20 devices have a Watchdog Timer which is either permanently enabled via the configuration bits or software controlled (if configured as disabled). The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate configuration register bits.

23.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh) which can only be accessed using table reads and table writes.

Programming the configuration registers is done in a manner similar to programming the Flash memory. The EECON1 register WR bit starts a self-timed write to the configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the configuration register sets up the address and the data for the configuration register write. Setting the WR bit starts a long write to the configuration register. The configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FSCM	—	—	Fosc3	Fosc2	Fosc1	Fosc0	11 1111
300002h	CONFIG2L	—	_	_	_	BORV1	BORV0	BOR	PWRT	1111
300003h	CONFIG2H	—	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDT	1 1111
300005h	CONFIG3H	MCLRE	_	-	—	—	_	PBAD	CCP2MX	111
300006h	CONFIG4L	DEBUG	_		_	_	LVP	_	STVR	11-1
300008h	CONFIG5L	_	—	_	_	CP3	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	СРВ	_	—	—	_	_	—	11
30000Ah	CONFIG6L	—			—	WRT3	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	_			_	111
30000Ch	CONFIG7L	—	_	-	—	EBTR3	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H	—	EBTRB	_	_	_	_	_	—	-1
3FFFFEh	DEVID1 ⁽¹⁾	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx(1)
3FFFFFh	DEVID2 ⁽¹⁾	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0101

 TABLE 23-1:
 CONFIGURATION BITS AND DEVICE IDS

 $\label{eq:logend: Legend: Legend: u = unchanged, - = unimplemented, q = value depends on condition.$

Shaded cells are unimplemented, read as '0'.

Note 1: See Register 23-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1	, R/P-1	
	IESO	FSCM	—	—	Fosc3	Fosc2	Fosc1	Fosc0	
	bit 7							bit 0	
bit 7	IESO: Inter	rnal Externa	Switch Ove	er bit					
	1 = Internal External Switch Over mode enabled0 = Internal External Switch Over mode disabled								
bit 6	FSCM: Fai	I-Safe Clock	Monitor ena	able bit					
	1 = Fail-Safe Clock Monitor enabled0 = Fail-Safe Clock Monitor disabled								
bit 5-4	Unimplemented: Read as '0'								
bit 3-0	Fosc<3:0>	Fosc<3:0>: Oscillator Selection bits							
	<pre>11xx = External RC oscillator, CLKO function on RA6 1001 = Internal oscillator block, CLKO function on RA6 and port function on RA7 1000 = Internal oscillator block, port function on RA6 and port function on RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (clock frequency = 4 x Fosc1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKO function on RA6 0100 = HS oscillator 0010 = HS oscillator 0001 = XT oscillator</pre>								
	Legend:								

REGISTER 23-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 23-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
_	_	—	—	BORV1	BORV0	BOR	PWRT
bit 7							bit 0

- bit 7-4 Unimplemented: Read as '0'
- bit 3-2 BORV1:BORV0: Brown-out Reset Voltage bits
 - 11 = VBOR set to 2.0V
 - 10 = VBOR set to 2.7V
 - 01 = VBOR set to 4.2V
 - 00 = VBOR set to 4.5V
- bit 1 BOR: Brown-out Reset enable bit⁽¹⁾
 - 1 = Brown-out Reset enabled
 - 0 = Brown-out Reset disabled
- bit 0 **PWRT:** Power-up Timer enable bit⁽¹⁾
 - 1 = PWRT disabled
 - 0 = PWRT enabled
 - **Note 1:** The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 23-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDT
bit 7							bit 0

- bit 7-5 Unimplemented: Read as '0'
- bit 4-1 WDPS<3:0>: Watchdog Timer Postscale Select bits

bit 4-1	WDPS<3:0>: Watchdog	Timer Postscale Select b	its
	1111 = 1:32,768		
	1110 = 1:16,384		
	1101 = 1:8,192		
	1100 = 1:4,096		
	1011 = 1:2,048		
	1010 = 1:1,024		
	1001 = 1:512		
	1000 = 1:256		
	0111 = 1:128		
	0110 = 1:64		
	0101 = 1:32		
	0100 = 1:16		
	0011 = 1:8		
	0010 = 1:4		
	0001 = 1:2		
	0000 = 1:1		
bit 0	WDT: Watchdog Timer E	Enable bit	
	1 = WDT enabled		
	0 = WDT disabled (conti	rol is placed on the SWDT	EN bit)
			·
	Legend:		
	R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
	- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

	R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1	
	MCLRE	_	_	_	_		PBAD	CCP2MX	
	bit 7							bit 0	
bit 7	MCLRE: M	CLR Pin En	able bit						
			RE <u>3 input</u> p led; MCLR o						
bit 6-2	Unimplem	ented: Read	d as '0'						
bit 1		PBAD: PORTB A/D Enable bit (Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.)							
		•	•	ed as analog ed as digital			et		
bit 0	CCP2MX: CCP2 Mux bit								
		 1 = CCP2 input/output is multiplexed with RC1 0 = CCP2 input/output is multiplexed with RB3 							
			·						
	Legend:								
	R = Reada	ble bit	P = Progr	ammable bit	U = Unir	nplemented	bit, read as	ʻ0'	
	- n = Value	when devic	e is unprogr	ammed	u = Uncl	nanged from	programm	ed state	
REGISTER 23-5:	CONFIG4L	.: CONFIG	URATION	REGISTER	R4LOW (B	SYTE ADD	RESS 3000)06h)	

REGISTER 23-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1 U-0 U-0 U-0 R/P-1 U-0 R/P-1

	N/F • I	0-0	0-0	0-0	0-0		0-0	
	DEBUG	_	_	—	—	LVP	—	STVR
	bit 7							bit 0
bit 7	DEBUG: B	ackground [Debugger Er	nable bit				
	1 = Backgr	ound debug	ger disablec	I, RB6 and F	RB7 configur	ed as genei	al purpose l	/O pins
	0 = Backgr	ound debug	ger enabled	, RB6 and F	RB7 are dedi	cated to In-0	Circuit Debu	g
bit 6-3	Unimplemented: Read as '0'							
bit 2	LVP: Low-Voltage ICSP Enable bit							
	1 = Low-vo	ltage ICSP	enabled					
	0 = Low-vc	ltage ICSP	disabled					
bit 1	Unimplemented: Read as '0'							
bit 0	STVR: Sta	ck Full/Unde	rflow Reset	Enable bit				
	1 = Stack f	1 = Stack full/underflow will cause Reset						
	0 = Stack f	0 = Stack full/underflow will not cause Reset						
	Legend:							
	D Deede	h a b t			من ما ا	ام مؤمر م مرد ا	hit read as	(O)

Logona.		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	vice is unprogrammed	u = Unchanged from programmed state

								,		
	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1		
	—	_	_	_	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0		
	bit 7							bit 0		
bit 7-4	Unimplem	ented: Read	l as '0'							
bit 3	CP3: Code	Protection b	_{Dit} (1)							
		 1 = Block 3 (001800-001FFFh) not code-protected 0 = Block 3 (001800-001FFFh) code-protected 								
bit 2	CP2: Code	CP2: Code Protection bit ⁽¹⁾								
		 1 = Block 2 (001000-0017FFh) not code-protected 0 = Block 2 (001000-0017FFh) code-protected 								
bit 1	CP1: Code	Protection b	bit							
		1 = Block 1 (000800-000FFFh) not code-protected 0 = Block 1 (000800-000FFFh) code-protected								
bit 0	CP0: Code	Protection b	oit							
		 1 = Block 0 (000200-0007FFh) not code-protected 0 = Block 0 (000200-0007FFh) code-protected 								
	Note 1:	Unimpleme	nted in PIC	18FX220 de	vices; mainta	ain this bit se	et.			
	Note 1.	Unimpleme		10F7220 08			51.			

CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 23-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	—	—	—	—	—	—
bit 7							bit 0

bit 7 CPD: Data EEPROM Code Protection bit

- 1 = Data EEPROM not code-protected
- 0 = Data EEPROM code-protected

bit 6 CPB: Boot Block Code Protection bit

- 1 = Boot block (000000-0001FFh) not code-protected
- 0 = Boot block (000000-0001FFh) code-protected
- bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

REGISTER 23-6:

REGISTER 23-8:

	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1		
	—		—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0		
	bit 7							bit 0		
bit 7-4	Unimpleme	ented: Read	as '0'							
bit 3	WRT3: Writ	e Protection	bit ⁽¹⁾							
		•	,	vrite-protecte	d					
bit 2		0 = Block 3 (001800-001FFFh) write-protected WRT2: Write Protection bit ⁽¹⁾								
5112		1 = Block 2 (001000-0017FFh) not write-protected								
		1 = Block 2 (001000-0017FFh) not write-protected 0 = Block 2 (001000-0017FFh) write-protected								
bit 1	WRT1: Writ	WRT1: Write Protection bit								
	1 = Block 1	1 = Block 1 (000800-000FFFh) not write-protected								
	0 = Block 1	(000800-00	OFFFh) write	-protected						
bit 0	WRT0: Writ	WRT0: Write Protection bit								
				vrite-protecte	d					
	0 = Block 0 (000200-0007FFh) write-protected									
	Note 1:	Unimplemer	nted in PIC18	3FX220 devid	ces; mainta	in this bit se	et.			
	Legend:									
	R = Reada	ble bit	P = Progra	mmable bit	U = Unim	plemented	bit, read as	ʻ0'		

CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

- n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 23-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

	R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0
Ī	WRTD	WRTB	WRTC	—	—	—	_	—
-	bit 7							bit 0

bit 7 WRTD: Data EEPROM Write Protection bit

- 1 = Data EEPROM not write-protected
- 0 = Data EEPROM write-protected

bit 6 WRTB: Boot Block Write Protection bit

- 1 = Boot block (000000-0001FFh) not write-protected
- 0 = Boot block (000000-0001FFh) write-protected
- bit 5 WRTC: Configuration Register Write Protection bit
 - 1 = Configuration registers (300000-3000FFh) not write-protected
 - 0 = Configuration registers (300000-3000FFh) write-protected
 - **Note:** This bit is read-only in normal execution mode; it can be written only in Program mode.
- bit 4-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when d	evice is unprogrammed	u = Unchanged from programmed state

	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1			
	_	—	_	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0			
	bit 7							bit 0			
bit 7-4	Unimplem	Unimplemented: Read as '0'									
bit 3	EBTR3: Ta	ble Read Pr	otection bit(1)							
	1 = Block 3	6 (001800-00	01FFFh) not	protected fr	om table rea	ads executed	d in other blo	ocks			
	0 = Block 3	6 (001800-00)1FFFh) pro	tected from	table reads	executed in o	other blocks				
bit 2	EBTR2: Ta	ble Read Pr	otection bit(1)							
	1 = Block 2	2 (001000-00	017FFh) not	protected fr	om table rea	ids executed	l in other blo	cks			
	0 = Block 2	2 (001000-00)17FFh) pro	tected from	table reads of	executed in o	other blocks				
bit 1	EBTR1: Ta	ble Read Pr	otection bit								
	1 = Block 1	(000800-00	00FFFh) not	protected fr	om table rea	ads executed	d in other blo	ocks			
	0 = Block 1	(000800-00	00FFFh) pro	tected from	table reads	executed in o	other blocks				
bit 0	EBTR0: Ta	ble Read Pr	otection bit								
	1 = Block 0	(000200-00	07FFh) not	protected fr	om table rea	ids executed	l in other blo	cks			
	0 = Block 0	(000200-00	07FFh) pro	tected from	table reads	executed in o	other blocks				
	Note 1:	Unimpleme	nted in PIC	18FX220 de	vices; maint	ain this bit se	et.				
	Legend:										

REGISTER 23-10:	CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)
-----------------	---

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 23-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/P-1	U-0	U-0	U-0	U-0	U-0	U-0
	EBTRB	—	—	—	—	—	—
bit 7							bit 0

- bit 7 Unimplemented: Read as '0'
- bit 6 **EBTRB:** Boot Block Table Read Protection bit
 - 1 = Boot block (000000-0001FFh) not protected from table reads executed in other blocks
 - 0 = Boot block (000000-0001FFh) protected from table reads executed in other blocks
- bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 23-12: DEVICE ID REGISTER 1 FOR PIC18F2220/2320/4220/4320 DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

bit 7-5 DEV2:DEV0: Device ID bits

000 = PIC18F4220 001 = PIC18F4320

100 = PIC18F2220

101 = PIC18F2320

bit 4-0 REV4:REV0: Revision ID bits

These bits are used to indicate the device revision.

Legend:		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 23-13: DEVICE ID REGISTER 2 FOR PIC18F2220/2320/4220/4320 DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0000 0101 = PIC18F2220/2320/4220/4320 devices

Note: These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

Legend:

Logona		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

23.2 Watchdog Timer (WDT)

For PIC18F2X20/4X20 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: execute a SLEEP or CLRWDT instruction, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

Adjustments to the internal oscillator clock period using the OSCTUNE register also affect the period of the WDT by the same factor. For example, if the INTRC period is increased by 3%, then the WDT period is increased by 3%.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: Changing the setting of the IRCF bits (OSCCON<6:4> clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

23.2.1 CONTROL REGISTER

Register 23-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable configuration bit, but only if the configuration bit has disabled the WDT.




FIGURE 23-1: WDT BLOCK DIAGRAM

PIC18F2220/2320/4220/4320

REGISTER 23-14: WDTCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	_	—	—	—	-	SWDTEN
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit

1 = Watchdog Timer is on

0 = Watchdog Timer is off

Note 1: This bit has no effect if the configuration bit, WDTEN (CONFIG2H<0>), is enabled.

Legend:		
R = Readable bit	W = Writable bit	
U = Unimplemented bit, read as '0'	- n = Value at POR	

TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—			WDTPS3	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	_		RI	TO	PD	POR	BOR
WDTCON	_			—				SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

23.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO bit in Configuration Register 1H (CONFIG1H<7>).

Two-Speed Start-up is available only if the primary oscillator mode is LP, XT, HS or HSPLL (Crystal-based modes). Other sources do not require a OST start-up delay; for these, Two-Speed Start-up is disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a POR Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.


Because the OSCCON register is cleared on Reset events, the INTOSC (or postscaler) clock source is not initially available after a Reset event; the INTRC clock is used directly at its base frequency. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IFRC2:IFRC0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IFRC2:IFRC0 prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

23.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to **Section 3.1.3 "Multiple Sleep Commands"**). In practice, this means that user code can change the SCS1:SCS0 bit settings and issue SLEEP commands before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the system clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the system clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




23.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation, in the event of an external oscillator failure, by automatically switching the system clock to the internal oscillator block. The FSCM function is enabled by setting the Fail-Safe Clock Monitor Enable bit, FCMEN (CONFIG1H<6>).

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide an instant backup clock in the event of a clock failure. Clock monitoring (shown in Figure 23-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral system clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the system clock source but cleared on the rising edge of the sample clock.





Clock failure is tested on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 23-4). This causes the following:

- The FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>)
- The system clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition)
- The WDT is reset

Since the postscaler frequency from the internal oscillator block may not be sufficiently stable, it may be desirable to select another clock configuration and enter an alternate power-managed mode (see Section 23.3.1 "Special Considerations for Using Two-Speed Start-up" and Section 3.1.3 "Multiple Sleep Commands" for more details). This can be done to attempt a partial recovery or execute a controlled shutdown.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IFRC2:IFRC0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting IFRC2:IFRC0 prior to entering Sleep mode.

Adjustments to the internal oscillator block using the OSCTUNE register also affect the period of the FSCM by the same factor. This can usually be neglected, as the clock frequency being monitored is generally much higher than the sample clock frequency.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

23.4.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

23.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the system clock until the primary clock source becomes ready (similar to a Two-speed Start-up). The clock system source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock. The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.

Entering a power-managed mode by loading the OSCCON register and executing a SLEEP instruction will clear the fail-safe condition. When the fail-safe condition is cleared, the clock monitor will resume monitoring the peripheral clock.




FIGURE 23-4: FSCM TIMING DIAGRAM

23.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

As previously mentioned, entering a power-managed mode clears the fail-safe condition. By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-safe monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, the device will not exit the power-managed mode on oscillator failure. Instead, the device will continue to operate as before but clocked by the INTOSC multiplexer. While in Idle mode, subsequent interrupts will cause the CPU to begin executing instructions while being clocked by the INTOSC multiplexer. The device will not transition to a different clock source until the fail-safe condition is cleared.

23.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or Low-Power Sleep mode. When the primary system clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the system clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note:	The same logic that prevents false oscilla-
	tor failure interrupts on POR or wake from
	Sleep will also prevent the detection of the
	oscillator's failure to start at all following
	these events. This can be avoided by
	monitoring the OSTS bit and using a tim-
	ing routine to determine if the oscillator is
	taking too long to start. Even so, no
	oscillator failure interrupt will be flagged.

As noted in Section 23.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary system clock to become stable. When the new powered managed mode is selected, the primary clock is disabled.

23.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other $PIC^{\textcircled{R}}$ devices.

The user program memory is divided into five blocks. One of these is a boot block of 512 bytes. The remainder of the memory is divided into four blocks on binary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 23-5 shows the program memory organization for 4 and 8-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 23-3.

FIGURE 23-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2X20/4X20

4 Kbytes C18F2220/4220)	8 Kbytes	Address	Block Code Protection
	(PIC18F2320/4320)	Range	Controlled By:
Boot Block	Boot Block	000000h 0001FFh	CPB, WRTB, EBTRB
Block 0	Block 0	000200h 0007FFh	CP0, WRT0, EBTR0
Block 1	Block 1	000800h 000FFFh	CP1, WRT1, EBTR1
nimplemented Read '0's	Block 2	001000h 0017FFh	CP2, WRT2, EBTR2
nimplemented Read '0's	Block 3	001800h 001FFFh	CP3, WRT3, EBTR3
nimplemented Read '0's	Unimplemented Read '0's	002000h	(Unimplemented Memory Space)
	Block 1 nimplemented Read '0's nimplemented Read '0's	Block 0 Block 0 Block 1 Block 1 nimplemented Read '0's Block 2 nimplemented Read '0's Block 3 nimplemented Block 3	Block 0000200hBlock 0000200h0007FFh000800h000FFFh000800h000FFFh000FFFh001000h0017FFhnimplemented Read '0'sBlock 2nimplemented Read '0'sBlock 3001800h001FFFh001800h001FFFh001800h001FFFh002000h001FFFh

TABLE 23-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2 Bit 1		Bit 0	
300008h	CONFIG5L	_	—	_	—	CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	—	—	_	_	_
30000Ah	CONFIG6L	_	—	_	—	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	_	_	_
30000Ch	CONFIG7L	_	—	_	—	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	—	_	_	—	—	—

Legend: Shaded cells are unimplemented.

23.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 23-6 through 23-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.




FIGURE 23-6: TABLE WRITE (WRTn) DISALLOWED





FIGURE 23-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

FIGURE 23-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



23.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits external writes to data EEPROM. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

23.5.3 CONFIGURATION REGISTER PROTECTION

The configuration registers can be write-protected. The WRTC bit controls protection of the configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

23.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions, or during program/verify. The ID locations can be read when the device is code-protected.

23.7 In-Circuit Serial Programming

PIC18F2X20/4X20 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed (see Table 23-5).

23.8 In-Circuit Debugger

When the DEBUG bit in configuration register, CONFIG4L, is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 23-4 shows which resources are required by the background debugger.

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to $\overline{\text{MCLR}}/\text{VPP}$, VDD, VSS, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

23.9 Low-Voltage ICSP Programming

The LVP bit in Configuration Register 4L (CONFIG4L<2>) enables Low-Voltage ICSP Programming (LVP). When LVP is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP pin, but the RB5/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

LVP is enabled in erased devices.

While programming using LVP, VDD is applied to the MCLR/VPP pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

Note 1:	High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
2:	When Low-Voltage Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
3:	When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Low-Voltage ICSP Programming mode will not be used, the LVP bit can be cleared and RB5/PGM becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/ VPP pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

TABLE 23-5: ICSP/ICD CONNECTIONS

Signal	Pin	Notes				
PGD	RB7					
PGC	RB6	May no suize inclution from				
MCLR	MCLR	May require isolation from application circuits				
Vdd	Vdd					
Vss	Vss					
PGM	RB5	Pull RB5 low if LVP is enabled				

24.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PIC MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets.

Most instructions are a single program memory word (16 bits) but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 24-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 24-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word except for three double word instructions. These three instructions were made double word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 24-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 24-2, lists the instructions recognized by the Microchip Assembler (MPASMTM). **Section 24.2** "Instruction **Set**" provides a description of each instruction.

24.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "BCF PORTB, 1" instruction will read PORTB, clear bit 1 of the data, then write the result back to PORTB. The read operation would have the unintended result that any condition that sets the RBIF flag would be cleared. The R-M-W operation may also copy the level of an input pin to its corresponding output latch.

TABLE 24-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit:
	a = 0: RAM location in Access RAM (BSR register is ignored)
bbb	a = 1: RAM bank is specified by BSR register Bit address within an 8-bit file register (0 to 7).
	Bank Select Register. Used to select the current RAM bank.
BSR d	Destination select bit:
α	d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination either the WREG register or the specified register file location.
f	8-bit register file address (0x00 to 0xFF).
fs	12-bit register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No Change to register (such as TBLPTR with table reads and writes).
*+	Post-Increment register (such as TBLPTR with table reads and writes).
* _	Post-Decrement register (such as TBLPTR with table reads and writes).
+*	Pre-Increment register (such as TBLPTR with table reads and writes).
n	The relative address (2's complement number) for relative branch instructions, or the direct address for
	Call/Branch and Return instructions.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
S	Fast Call/Return mode select bit: s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or Unchanged.
WREG	Working register (accumulator).
x	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TOS	Top-of-Stack.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
GIE	Global Interrupt Enable bit.
WDT	Watchdog Timer.
TO	Time-out bit.
PD	Power-down bit.
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative.
[]	Optional.
()	Contents.
\rightarrow	Assigned to.
< >	Register bit field.
e	In the set of.
italics	User defined term (font is courier).

FIGURE 24-1: GENERAL FORMAT FOR INSTRUCTIONS

1160KL 24-1.	GENERAL FORMATTOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	15 10 9 8 7 0	
	OPCODE d a f (FILE #)	ADDWF MYREG, W, B
	 d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
	Byte to Byte move operations (2-word)	
	15 12 11 0	
	OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
	15 12 11 0	
	1111 f (Destination FILE #)	
	f = 12-bit file register address	
	Bit-oriented file register operations	
	15 1211 987 0	
	OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
	b = 3-bit position of bit in file register (f)	
	a = 0 to force Access Bank a = 1 for BSR to select bank	
	f = 8-bit file register address	
	Literal operations	
	15 8 7 0 OPCODE k (literal)	MOVLW 0x7F
	k = 8-bit immediate value	
	Control operations	
	CALL, GOTO and Branch operations	
	15 8 7 0	
	OPCODE n<7:0> (literal)	GOTO Label
	15 12 11 0	
	1111 n<19:8> (literal)	
	n = 20-bit immediate value	
	15 8 7 0	
	OPCODE S n<7:0> (literal)	CALL MYFUNC
	15 12 11 0	
	n<19:8> (literal)	
	S = Fast bit	
	15 11 10 0	
	OPCODE n<10:0> (literal)	BRA MYFUNC
	15 8 7 0	
	OPCODE n<7:0> (literal)	BC MYFUNC

TABLE 24-2: PIC18FXXX INSTRUCTION SET

Mnemo	onic,	ic, Description		16-E	Bit Instr	uction \	Nord	Status	Natas
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED I	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1 ΄	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1		00da	ffff	ffff		1, 2
MOVF	f, d, a	Move f	1		00da	ffff		Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2		ffff	ffff		None	
NIC VI I	's, 'd	f _d (destination) 2nd word			ffff	ffff	ffff	None	
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff		None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1 2
-	,	Rotate Left f through Carry	1						1, 2
RLCF	f, d, a	Rotate Left f (No Carry)	1	0011		ffff	ffff		1 0
RLNCF	f, d, a			0100	01da	ffff	ffff		1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	,	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff		1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with borrow	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a, a	Test f, skip if 0	1 (2 or 3)	0110		ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001		ffff	ffff	Z, N	•, -
BIT-ORIENTED FILE REGISTER OPERATIONS			4						4.0
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1		bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)		bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)		bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemo	onic,	Description	Cycles	16-E	Bit Instr	uction V	Nord	Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	OPERA	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	C, DC	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP		No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation (Note 4)	1	1111	xxxx	xxxx	xxxx	None	
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s		
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 24-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnem	onic,	Description	Cycles	16-	Bit Inst	ruction	Word	Status	Natas
Opera	ands	Description	Cycles	MSb			LSb	Affected	Notes
LITERAL	OPERA	TIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with	1	0000	1010	kkkk	kkkk	Z, N	
		WREG							
DATA ME	MORY ←	PROGRAM MEMORY OPERAT	TIONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

TABLE 24-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

24.2 Instruction Set

ADD	DLW	ADD litera	al to W			
Synt	ax:	[<i>label</i>] A	DDLW	k		
Ope	rands:	$0 \le k \le 25$	5			
Ope	ration:	(W) + k \rightarrow	W			
Statu	us Affected:	N, OV, C,	DC, Z			
Enco	oding:	0000	1111	kkk	k kkkł	٢
Desc	cription:	on: The contents of W are added to 8-bit literal 'k' and the result is placed in W.				
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	6	Q4	
	Decode	Read literal 'k'	Proce Data		Write to W	V
	<u>mple</u> :)x15			
	Before Instru	iction				
	W =	0x10				
	After Instruct	ion				
	W =	0x25				

ADDWF	ADD W to	o f					
Syntax:	[label] A	DDWF	f [,	d [,a]]		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]						
Operation:	(W) + (f) -	\rightarrow dest					
Status Affected:	N, OV, C,	N, OV, C, DC, Z					
Encoding:	0010	01da	fff	f	ffff		
Description:	Add W to result is s result is s (default). Bank will the BSR i	tored in tored ba If 'a' is 'o be seled	W. If ick in o', the	ʻd' i: regi e Ac	s '1', the ster 'f' cess		
Words:	1						
Cycles:	1						
Q Cycle Activity:							
0 4	-						
Q1	Q2	Q3	3		Q4		
Q1 Decode	Q2 Read register 'f'	Q3 Proce Data	SS	• •	Q4 /rite to stination		
	Read	Proce	SS	• •	/rite to		
Decode	Read register 'f'	Proce	ess a	• •	/rite to		
Decode Example:	Read register 'f'	Proce	ess a	• •	/rite to		
Decode Example: Before Instru W	Read register 'f' ADDWF iction = 0x17 = 0xC2	Proce	ess a	• •	/rite to		

ANDLW

Syntax:

Operands:

Operation:

Encoding:

Words:

Cycles:

Example:

Description:

Status Affected:

Q Cycle Activity: Q1

Decode

Before Instruction W

After Instruction W

AND literal with W

[label] ANDLW

(W) .AND. $k \rightarrow W$

1011

The contents of W are ANDed with

Q3

Process

Data

0x5F

the 8-bit literal 'k'. The result is

 $0 \leq k \leq 255$

N, Z

1

1

Q2

Read literal

'k'

ANDLW

=

=

0xA3

0x03

0000

placed in W.

k

kkkk

kkkk

Q4

Write to W

ADD	WFC	ADD W a	nd Carry	bit to f				
Synt	ax:	[<i>label</i>] Al	DWFC	f [,d [,a	a]]			
Operands:		$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:		(W) + (f) +	$(W) + (f) + (C) \rightarrow dest$					
Statu	us Affected:	N, OV, C,	N, OV, C, DC, Z					
Enco	oding:	0010	00da	ffff	ffff			
Desc	cription:	Add W, th memory lo result is pl tion 'f'. If 'a will be sel will not be	ocation 'f laced in \ aced in c a' is '0', t ected. If	'. If 'd' is ' N. If 'd' is data mem he Acces 'a' is '1', t	0', the '1', the ory loca- s Bank			
Word	ds:	1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Proces Data		rite to ination			
<u>Exar</u>	<u>mple</u> :	ADDWFC	REG,	W				
	Before Instru Carry bit REG W							
	After Instruct Carry bit REG W							

ANDWF	AND W wi	th f		BC	Branch if	Carry		
Syntax:	[<i>label</i>] Al	NDWF f	[,d [,a]]	Syntax:	[<i>label</i>] B	SC n		
Operands:	0 ≤ f ≤ 255			Operands:	-128 ≤ n ≤	≦ 12 7		
	d ∈ [0,1] a ∈ [0,1]			Operation:	if carry bit (PC) + 2 -	∷is '1' ⊦ 2n → PC		
Operation:	(W) .AND.	(f) \rightarrow dest		Status Affecte	d: None			
Status Affected:	N, Z			Encoding:	1110	1110 0010 nnnn nn		
Encoding:	0001	01da ff	ff ffff	Description:	If the Carr	If the Carry bit is '1', then the		
Description:	scription: The contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overridden (default).			The 2's co added to t have incre instruction PC+2+2n	program will branch. The 2's complement number '2n' added to the PC. Since the PC w have incremented to fetch the ne instruction, the new address will k PC+2+2n. This instruction is then two-cycle instruction.			
Words:	1			Words:	1			
Cycles:	1			Cycles:	1(2)			
Q Cycle Activity:				Q Cycle Activ	/ity:			
Q1	Q2	Q3	Q4	If Jump:				
Decode	Read	Process	Write to	Q1	Q2	Q3	Q4	
	register 'f'	Data	destination	Decode	Read literal 'n'	Process Data	Write to PC	
Example:	ANDWF	REG, W		No	No	No	No	
Before Instru	uction			operation	n operation	operation	operation	
W	= 0x17			If No Jump: Q1	Q2	Q3	Q4	
REG	= 0xC2			Decode		Process	No	
After Instruct				200000	ʻn'	Data	operation	
W REG	= 0x02 $= 0xC2$			Example:	HERE	BC JUM	2	
				Before In	struction			
				DC			· \	

PC

After Instruction

If Carry PC If Carry PC =

= = =

address (HERE)

1; address (JUMP) 0; address (HERE+2)

BCF	Bit Clear	f				
Syntax:	[<i>label</i>] B	CF f,I	b[,a]			
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	5				
Operation:	$0 \rightarrow f < b >$					
Status Affected:	None					
Encoding:	1001	bbba	ffff	ffff		
Description:	Bit 'b' in re is '0', the a selected, o If 'a' = 1, t selected a (default).	Access overridir hen the	Bank will ng the BS bank will	be R value. be		
Words:	1	1				
Cycles:	1	1				
Q Cycle Activity:						
Q1	Q2	Q3	5	Q4		
Decode	Read register 'f'	Proce Data		Write gister 'f'		
Example:	BCF I	FLAG_RE	G, 7			
Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47						

-		Branch if	-				
Synta	ax:	[<i>label</i>] B	Nn				
Oper	ands:	-128 ≤ n ≤	$-128 \le n \le 127$				
Oper	ation:		if negative bit is '1' (PC) + 2 + 2n \rightarrow PC				
Statu	s Affected:	None					
Enco	ding:	1110	0110	nnnr	n nnnn		
		program v The 2's cc added to t have incre instruction PC+2+2n. two-cycle	mpleme he PC. ementec , the ne This in	ent nur Since t I to feto w addı structio	the PC wi ch the nex ress will b		
Word	ls:	1					
Cycle	es:	1(2)					
	ycle Activity	. ,					
QC	ycle Activity	. ,	Q	3	Q4		
QC	ycle Activity mp:	:	Q3 Proce Data	ess \	Q4 Write to PC		
QC	ycle Activity mp: Q1	Q2 Read literal	Proce	ess \ a			
Q C <u>y</u> If Ju	ycle Activity mp: Q1 Decode No operation	Q2 Read literal 'n'	Proce	ess \ a	Write to PC		
Q C If Ju	ycle Activity mp: Q1 Decode No	Q2 Read literal 'n' No operation	Proce Data No	ess \ a	Write to PC		
Q C <u>y</u> If Ju	ycle Activity mp: Q1 Decode No operation	Q2 Read literal 'n' No	Proce Data No	ess \ a ion	Write to PC		
Q C If Ju	ycle Activity mp: Q1 Decode No operation o Jump:	Q2 Read literal 'n' No operation	Proce Data No operat	ess \ a tion } ess	Write to PC No operation		

Before Instruction	า		
PC	=	address	(HERE)
After Instruction			
If Negative	=	1;	
РC	=	address	(Jump)
If Negative	=	0;	
PC	=	address	(HERE+2)

BNC	Branch	if Not Carry		BNN		Branch if	Not Negati	ve	
Syntax:	[label]	BNC n		Synta	x:	[<i>label</i>] B	NN n		
Operands:	-128 ≤ n	≤ 127		Opera	ands:	-128 ≤ n ≤	127		
Operation:	if carry b (PC) + 2	it is '0' + 2n → PC		Opera	ation:		if negative bit is '0' (PC) + 2 + 2n \rightarrow PC		
Status Affec	ed: None			Status	Affected:	None			
Encoding:	1110	0011 nn	nn nnnn	Enco	ding:	1110	1110 0111 nnnn		
Description:	program The 2's o added to have inc instructio PC+2+2	program will branch.program will brThe 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will beThe 2's comple added to the P have incremented instruction, the		vill branch. mplement n he PC. Sinc mented to f , the new ac This instruc	Dement number '2n' is PC. Since the PC will ented to fetch the next he new address will be his instruction is then a				
Words:	1			Words	S:	1			
Cycles:	1(2)			Cycle	s:	1(2)			
Q Cycle Ac If Jump:	ivity:			Q Cy If Jur	cle Activity	:			
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
Deco	e Read litera 'n'	l Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC	
No	No	No	No		No	No	No	No	
operati If No Jump:	on operation	operation	operation	lf No	operation Jump:	operation	operation	operation	
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
Decod			No operation		Decode	Read literal 'n'	Process Data	No operation	
Example:	HERE	BNC Jump		Exam	<u>ple</u> :	HERE	BNN Jump)	
PC After Ins If C	Before Instruction			Before Instruction PC = address (HERE) After Instruction If Negative = 0; PC = address (Jump) If Negative = 1;					

BNOV	Branch if	Not Overflo	W	BNZ		Branch if	Not Zero	
Syntax:	[label] B	NOV n		Synt	ax:	[<i>label</i>] B	NZ n	
Operands:	-128 ≤ n ≤	i 127		Ope	rands:	-128 ≤ n ≤	127	
Operation:	if overflow (PC) + 2 +	/ bit is '0' ⊦ 2n → PC		Ope	ration:	if zero bit i (PC) + 2 +		
Status Affected:	None			Stat	us Affected:	None		
Encoding:	1110	0101 nn	nn nnnn	Enc	oding:	1110 0001 nnnn		nn nnnn
Description:	If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.		Des	cription:	If the Zero bit is '0', then the program will branch. The 2's complement number added to the PC. Since the have incremented to fetch instruction, the new address PC+2+2n. This instruction two-cycle instruction.		umber '2n' is e the PC will etch the next ldress will be	
Words:	1			Wor	ds:	1		
Cycles:	1(2)			Cyc	es:	1(2)		
Q Cycle Activit	y:				cycle Activity	:		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
No	No	No	No		No	No	No	No
operation	operation	operation	operation]	operation	operation	operation	operation
If No Jump:	0.0		<u>.</u>	It N	o Jump:	0.0	0.0	<u> </u>
Q1	Q2	Q3	Q4	1	Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
Example: Before Inst PC After Instru If Over	= ad ction low = 0;	BNOV Jump)	<u>Exa</u>	nple: Before Instru PC After Instruc If Zero	= ad etion = 0;	BNZ Jump dress (HERE)	
PC If Overf PC	low = 1;	ldress (Jump ldress (HERE			PC If Zero PC	= 1;	dress (Jump) dress (HERE+	

BRA		Unconditi	onal Branc	h	BSF	Bit Set f			
Synt		[label] B			Syntax:	[label] E	SF f,b[,a]		
Oper	rands:	-1024 ≤ n	≤ 1023		Operand	s: $0 \le f \le 25$	5		
Ope	ration:	(PC) + 2 +	$2n \rightarrow PC$			0 ≤ b ≤ 7 a ∈ [0,1]			
Enco	us Affected: oding: cription:	None <u>1101</u> 0nnn nnnn nnnn Add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.		Operation Status Af Encoding Descripti	n: $1 \rightarrow f < b >$ fected: None g: 1000 on: Bit 'b' in re Access B riding the the bank of	None 1000 bbba ffff ffff Bit 'b' in register 'f' is set. If 'a' is '0', Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the			
Word	ds:	1				BSR valu	e.		
Cycl	es:	2			Words:	1			
QC	ycle Activity:				Cycles:	1			
	Q1 Decode No operation	Q2 Read literal 'n' No operation	Q3 Process Data No operation	Q4 Write to PC No operation	Q Cycle	Activity: Q1 Q2 ecode Read register 'f'	Q3 Process Data	Q4 Write register 'f'	
	·	HERE uction = add	BRA Jump dress (HERE dress (Jump)	After	re Instruction FLAG_REG = 0x r Instruction	FLAG_REG, 7 20A 28A	,	

BTFS	SC	Bit Test Fi	le, Skip if Cle	ear	BTF	SS	Bit Test Fi	le, Skip if Se	t
Synta	ax:	[label] BT	FSC f,b[,a]		Synt	ax:	[<i>label</i>] BT	FSS f,b[,a]	
Oper	ands:	$0 \le f \le 255$			Ope	rands:	$0 \le f \le 255$		
		$0 \le b \le 7$					$0 \le b < 7$		
~		a ∈ [0,1]	`		•		a ∈ [0,1]	`	
-	ation:	skip if (f 	>) = 0		-	ration:	skip if (f 	>) = 1	
Statu	s Affected:	None			Statu	us Affected:	None		
Enco	ding:	1011	bbba ff:	ff ffff	Enco	oding:	1010	bbba ffi	ff ffff
Desc	ription:		egister 'f' is 'o		Dese	cription:		egister 'f' is '1	
			ction is skippe					ction is skippe	
			o', then the ne d during the c					1', then the ne d during the c	
			execution is c					execution is a	
			is executed ir	,				is executed in	,
			vo-cycle instr					vo-cycle instr .ccess Bank v	
			ccess Bank v					verriding the E	
			n the bank wil					the bank will	
		•	BSR value (d	efault).			as per the BSR value (default).		
Word	-	1			Wor		1		
Cycle	es:	1(2)			Cycl	es:	1(2)		
			ycles if skip a a 2-word insti					cycles if skip a a 2-word inst	
0.0	vcle Activity:	2 y			0.0	cycle Activity:	•		
u o	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
[Decode	Read	Process Data	No		Decode	Read	Process Data	No
lf sk	in:	register 'f'		operation	lf sł	(in:	register 'f'		operation
11 51	ιρ. Q1	Q2	Q3	Q4	11 51	Q1	Q2	Q3	Q4
[No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
lf sk	ip and follow	ed by 2-word	instruction:		lf sł	kip and follow	ed by 2-word	instruction:	
г	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
-				_	-				_
<u>Exan</u>	<u>npie</u> :	HERE BI FALSE :	FSC FLAG	, ⊥	Exar	<u>mple</u> :	HERE BI FALSE :	FSS FLAG	, ⊥
		TRUE :					TRUE :		
E	Before Instru	ction				Before Instru	ction		
	PC	= add	ress (HERE)			PC	= add	ress (HERE)	
/	After Instruct					After Instruct			
	If FLAG< PC	= add	ress (TRUE)			If FLAG< PC	= add	ress (FALSE)	
	If FLAG<´ PC	· · · · · · · · · · · · · · · · · · ·	ress (FALSE)			If FLAG< PC		ress (TRUE)	
	10	- 400				.0	- 400		

BTG	ì	Bit Toggle	Bit Toggle f		BOV	Branch if	Branch if Overflow			
Synt	ax:	[<i>label</i>] B	TG f,b[,a]		Syntax:	[<i>label</i>] B	OV n			
Ope	rands:	0 ≤ f ≤ 255	5		Operands:	-128 ≤ n ≤	-128 ≤ n ≤ 127			
		0 ≤ b < 7 a ∈ [0,1]			Operation:		if overflow bit is '1' (PC) + 2 + 2n \rightarrow PC			
Ope	ration:	$(\overline{f} < b >) \to f$			Status Affected:	None				
Statu	us Affected:	None			Encoding:	1110	0100 nn	nn nnnn		
	oding: cription:	0111bbbaffffffffBit 'b' in data memory location 'f' is inverted. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).		Description:	If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a					
Word	ds:	1				two-cycle	instruction.			
Cycl	es:	1			Words:	1				
QC	cycle Activity:				Cycles:	1(2)				
	Q1	Q2	Q3	Q4	Q Cycle Activity	/:				
	Decode	Read register 'f'	Process Data	Write register 'f'	If Jump: Q1 Decode	Q2 Read literal	Q3 Process	Q4 Write to PC		
Exar	nple:	BTG I	PORTC, 4		Decoue	'n'	Data	White to FO		
	Before Instru PORTC	iction:	0101 [0x75]		No operation If No Jump:	No operation	No operation	No operation		
	After Instruct				Q1	Q2	Q3	Q4		
	PORTC	= 0110 0	0101 [0x65]		Decode	Read literal	Process	No		
						'n'	Data	operation		

Example:	HERE	BOV	JUMP
Before Instruc PC	ction =	address	(HERE)
After Instruction If Overflow PC If Overflow PC	/ =	1; address 0; address	(JUMP) (HERE+2)

BZ	Branch if	Zero		CALL
Syntax:	[label] B	Zn		Syntax
Operands:	-128 ≤ n ≤	127		Opera
Operation:	if Zero bit (PC) + 2 +	-		Opera
Status Affected:	None			
Encoding:	1110	0000 nni	nn nnnn	
Description:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement nu he PC. Since mented to fe , the new ad	umber '2n' is the PC will atch the next	Status Encod 1st wc 2nd w Descri
Words:	1			Desen
Cycles:	1(2)			
Q Cycle Activity: If Jump:				
Q1	Q2	Q3	Q4	
Decode	Read literal 'n'	Process Data	Write to PC	
No	No	No	No	
operation If No Jump:	operation	operation	operation	Words
Q1	Q2	Q3	Q4	Cycles
Decode	Read literal 'n'	Process Data	No operation	Q Cy
Example: Before Instru PC		BZ Jump dress (HERE		
After Instruct	tion = 1;	. .)	
PC If Zero	= ad	dress (Jump))	<u>Exam</u>
PC		dress (HERE	+2)	В
				A
If Zero	= 0;			В

CAL	.L	Subrouti	ne Call				
Synt	ax:	[label]	CALL k	[,s]			
Ope	rands:	0 ≤ k ≤ 10 s ∈ [0,1])48575				
Ope	ration:	$k \rightarrow PC < 2$ if s = 1 (W) $\rightarrow W$ (STATUS	$\begin{array}{l} (\text{PC}) + 4 \rightarrow \text{TOS}, \\ k \rightarrow \text{PC}{<}20{:}1{>}, \\ \text{if s = 1} \\ (\text{W}) \rightarrow \text{WS}, \\ (\text{STATUS}) \rightarrow \text{STATUSS}, \\ (\text{BSR}) \rightarrow \text{BSRS} \end{array}$				
State	us Affected:	None					
1st v	oding: vord (k<7:0>) word(k<19:8>		110s k ₁₉ kkk	k ₇ kk kkkł			
	memory range. First, return address (PC+ 4) is pushed onto the return stack. If 's' = 1, the W, Status and BSR registers are also pushed into their respective shadow regis- ters, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.						
Wor	ds:	2					
Cycl	es:	2					
QC	Cycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'<7:0>,	Push Postacl	k	Read literal 'k'<19:8>, Write to PC		
	No	No	No		No		
	operation	operation	operat	ion	operation		
<u>Exa</u>	<u>mple</u> :	HERE	CALL	THER	E,FAST		
	Before Instruction PC = address (HERE)						
	After Instructi		- ,				
	PC TOS WS	= addres = addres = W					

WS = W BSRS = BSR STATUSS= STATUS

CLRF	Clear f	CLRWDT	Clear Watchdog Timer
Syntax:	[<i>label</i>]CLRF f[,a]	Syntax:	[label] CLRWDT
Operands:	$0 \le f \le 255$	Operands:	None
	a ∈ [0,1]	Operation:	$000h \rightarrow WDT$,
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$		$000h \rightarrow WDT$ postscaler, 1 $\rightarrow TO$,
Status Affected:	Z		$1 \rightarrow \overline{PD}$
Encoding:		Status Affected:	TO, PD
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100
	register. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits TO and PD are set.
	BSR value (default).	Words:	1
Words:	1	Cycles:	1
Cycles:	1	Q Cycle Activity:	
Q Cycle Activity		Q1	Q2 Q3 Q4
Q1 Decode	Q2 Q3 Q4 Read Process Write register 'f' Data register 'f'	Decode	NoProcessNooperationDataoperation
		Example:	CLRWDT
Example:	CLRF FLAG_REG	Before Instru	iction
Before Instr		WDT Co	unter = ?
FLAG_F After Instruc FLAG_F	ction	After Instruct WDT Col <u>WD</u> T Pos <u>TO</u> PD	unter = 0x00

COMF	Compleme	ent f			
Syntax:	[label] C	OMF f[,d	l [,a]]		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \\ a \in \ [0,1] \end{array}$	d ∈ [0,1]			
Operation:	$(\overline{f}) \rightarrow des$	st			
Status Affected:	N, Z				
Encoding:	0001	11da ff:	ff ffff		
Description: The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example:	COMF	REG, W			
After Instruction	= 0x13				

CPFSEQ	Compare	f with W, sk	ip if f = W	
Syntax:	[label] C	CPFSEQ f[,a]	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Operation:	(f) – (W), skip if (f) = (unsigned	: (W) comparison)		
Status Affected:	None			
Encoding:	0110	001a fff	f ffff	
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruc- tion is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles: 1(2)				
		a 2-word ins	and followed	
Q Cycle Activity:	-			
Q1	Q2	Q3	Q4	
Decode	Read	Process	No	
lf skip:	register 'f'	Data	operation	
Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	
If skip and follow	-		<u></u>	
Q1 No	Q2 No	Q3 No	Q4 No	
operation	operation	operation	operation	
No	No	No	No	
operation	operation	operation	operation	
<u>Example</u> :	HERE NEQUAL EQUAL	CPFSEQ REG :		
Before Instru PC Addre W REG	iction	RE		
After Instruct	-			
If REG	= W;			
PC	= Ad	dress (EQUAI	_)	
If REG PC	≠ W; = Ad	dress (NEQUA	AL)	

CPF	SGT	Compare	f with W	/, skip	if f > W
Synt	ax:	[label] C	PFSGT	f [,a]	
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Ope	ration:	(f) – (W), skip if (f) > (unsigned		ison)	
Statu	us Affected:	None			
Enco	oding:	0110	010a	ffff	ffff
	cription:	0110010affffffffCompares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction.If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value.If 'a' = 1, then the bank will be 			
Wor	ds:	1			
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QU	ycle Activity: Q1	Q2	Q3		Q4
	Decode	Read	Proces	s	No
		register 'f'	Data	0	peration
lf sk	-	00	00		04
	Q1 No	Q2 No	Q3 No		Q4 No
	operation	operation	operatio	on o	peration
lf sk	kip and follow				
	Q1	Q2	Q3	,	Q4
	No operation	No operation	No operatio		No peration
	No	No	No		No
	operation	operation	operatio	on o	peration
<u>Exar</u>	<u>mple</u> :	HERE NGREATER GREATER	CPFSG : :	I REG	
	Before Instru PC W After Instruct	iction = Ad = ? tion > W;	dress (H		
	PC If REG PC	≤ W;		REATEF	

CPFSLT	Compare	f with W, sk	ip if f < W	
Syntax:	[label] C	CPFSLT f[,	a]	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Operation:	(f) – (W), skip if (f) < (unsigned	: (W) comparison)	1	
Status Affected:	None			
Encoding:	0110	000a fff	f ffff	
Description:	memory lc of W by pe subtraction If the conter instruction is execute two-cycle Access Ba	ents of 'f' are its of W, then is discarded d instead, mainstruction. If ank will be se 3SR will not I	he contents unsigned less than the fetched and a NOP aking this a 'a' is '0', the lected. If 'a'	
Words:	1			
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
Q Cycle Activity:	0.0		<i></i>	
Q1 Decode	Q2 Read	Q3 Process	Q4 No	
Decode	register 'f'	Data	operation	
If skip:				
Q1	Q2	Q3	Q4	
No	No	No	No	
operation If skip and follow	operation	operation	operation	
Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	
No operation	No operation	No operation	No operation	
Example:	HERE (NLESS	CPFSLT REG	operation	
Before Instru	iction			
PC W	= Ad = ?	dress (HERE))	
After Instruct	ion			
If REG	< W;		1	
PC	= Ad	dress (LESS)	,	
If REG	≥ W;			
If REG PC	,	dress (NLES	5)	

DAW	Decimal A	djust W Re	gister	DECF	Decrement f
Syntax:	[label] D	AW		Syntax:	[<i>label</i>] DECF f [,d [,a]]
Operands:	None			Operands:	$0 \le f \le 255$
Operation:		>9] or [DC =			$d \in [0,1]$
	(W<3:0>) + else	$+6 \rightarrow W < 3:0$)>;	Operation	a ∈ [0,1] (f) – 1 → dest
	(W<3:0>) -	→ W<3:0>;		Operation: Status Affected	
					_, _, , _ ,
		>9] or [C = + 6 → W<7:4		Encoding:	0000 01da ffff ffff
	else	$r 0 \rightarrow vv < r$	+ <i>></i> ,	Description:	Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1',
	(W<7:4>) -	→ W<7:4>;			the result is stored back in register
Status Affected:	C, DC				'f' (default). If 'a' is '0', the Access Bank will be selected, overriding
Encoding:	0000	0000 000	00 0111		the BSR value. If 'a' = 1, then the
Description:		ts the eight-			bank will be selected as per the
		g from the e variables (e			BSR value (default).
			nd produces	Words:	1
		acked BCD		Cycles:	1
		ay be set by setting prior	DAW regard-	Q Cycle Activit	-
	execution.	9 p		Q1 Decode	Q2 Q3 Q4 Read Process Write to
Words:	1			Decode	register 'f' Data destination
Cycles:	1			_	
Q Cycle Activity:				Example:	DECF CNT,
Q1	Q2	Q3	Q4	Before Inst CNT	= 0x01
Decode	Read register W	Process Data	Write W	Z	= 0
	register w	Dulu		After Instru CNT	ection = 0x00
Example1:	DAW			Z	= 1
Before Instru					
W C	= 0xA5 = 0				
DC	= 0				
After Instruc W	tion = 0x05				
С	= 1				
DC	= 0				
Example 2:					
Before Instru					
W C	= 0xCE = 0				
DC	= 0				
After Instruc W	tion = 0x34				
С	= 1				
DC	= 0				

DEC	FSZ	Decreme	nt f, ski	ip if 0		
Synt	ax:	[label]	DECFS	Z f[,d[,	a]]	
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5			
Ope	ration:	(f) – 1 \rightarrow skip if res				
Statu	us Affected:	None				
Enco	oding:	0010	11da	ffff	ffff	
Des	cription:	decremer is placed (default). If the resu tion which carded ar instead, n instruction Bank will the BSR w bank will	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruc- tion which is already fetched is dis- carded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Wor	ds:	1	e (delat	лц).		
Cycl		-	-	skip and rd instruc		
QC	Cycle Activity	Q2	Q	3	Q4	
	Decode	Read	Proce		Vrite to	
		register 'f'	Dat	a de	stination	
lf sł	•					
	Q1	Q2	Q		Q4	
	No operation	No operation	Nc opera		No peration	
lfel	kip and follow	•			Jeralion	
11 51	Q1	Q2	Q:		Q4	
	No	No	No	-	No	
	operation	operation	opera		peration	
	No	No	No)	No	
	operation	operation	opera	tion of	peration	
<u>Exa</u>	<u>mple</u> :	HERE CONTINUE	DECF GOTO			
	Before Instru PC	uction = Addres	s (HERI	Ξ)		
	After Instruc CNT If CNT	= CNT - 7 = 0;		H T NITTON \		
	PC If CNT	= Addres ≠ 0;		CINUE)		
	PC	= Addres	S (HERI	5+2)		

Syntax:[label] DCFSNZ f [,d [,a]]Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ $a \in [0,1]$ Operation:(f) $-1 \rightarrow$ dest, skip if result $\neq 0$ Status Affected:NoneEncoding: 0100 $11da$ Description:The contents of register if are decremented. If 'd' is 'o', the result is placed back in register 'f' (default).If the result is not 'o', the next instruction which is already fetched is discarded and a NOP is executed instruction. If 'a' is 'o', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).Words:1Cycles:1(2) Note:Q 1Q2Q3Q4Q4DecodeRead register 'f' DataQ1Q2Q3Q4Q4No<	DCFS	SNZ	Decremer	nt f, skip if n	ot 0
$\begin{array}{ccccc} d \in [0,1] & a \in [0,1] \\ a \in [0,1] \\ a \in [0,1] \\ \end{array} \\ \hline eqno(1) \\ \hline Status Affected: None \\ \hline Encoding: \hline 0100 & 11da & ffff & ffff \\ \hline Description: The contents of register 'f' are decremented. If 'd' is 'o', the result is placed back in register 'f' (default). If the result is placed back in register 'f' (default). If the result is not 'o', the next instruction which is already fetched is discarded and a NO P is executed instead, making it a two-cycle instruction. If 'a' is 'o', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). \\ \hline Words: 1 \\ Cycles: 1(2) \\ \hline Note: 3 cycles if skip and followed by a 2-word instruction. \\ \hline Q Cycle Activity: \\ \hline Q1 & Q2 & Q3 & Q4 \\ \hline \hline Decode & Read & Process & Write to destination operation operation operation operation for a periation operation for No No No No No Operation for the Access is a compared of the periation operation opera$	Synta	ax:	[label]	DCFSNZ f[,d [,a]]
skip if result $\neq 0$ Status Affected: None Encoding: <u>0100 11da ffff ffff</u> Description: The contents of register 'f' are decremented. If 'd' is '0', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Example: HERE DCFSNZ TEMP ZERO : NZERO : Before Instruction TEMP = ? After Instruction TEMP = ? After Instruction TEMP = ? After Instruction TEMP = TEMP - 1, If TEMP = 0; PC = Address (ZERO) If TEMP # 0;	Opera	ands:	d ∈ [0,1]	5	
Encoding:010011daffffffffDescription:The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).Words:1Cycles:1(2) Note:Q1Q2Q3Q4DecodeRead register 'f'DatadestinationIf skip:Q1Q2Q3Q4DecodeRead register 'f'DatadestinationIf skip:Q1Q2Q3Q4NoNoNooperation operationoperationoperation operationoperationQ1Q2Q3Q4No	Opera	ation:			
Description: The contents of register 'f' are decremented. If 'd' is 'o', the result is placed back in register 'f' (default). If the result is not 'o', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 'o', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No operation No No No No No No No No No No	Statu	s Affected:	None		
decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No operation operation operation operation operation operation operation operation No operation No operation No operation No operation No operation No operation No No operation No No No operation No No No No No No No No No No	Enco	ding:	0100	11da fff	f ffff
BSR value (default).Words:1Cycles:1(2)Note:3 cycles if skip and followed by a 2-word instruction.Q Cycle Activity:Q1Q1Q2Q3Q4DecodeRead register 'f'DatadestinationIf skip:Q1Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationQ1Q2Q3Q4No <t< td=""><td>Desc</td><td>ription:</td><td>decremen is placed in is placed b (default). If the resu instruction is discarded instead, m instruction Bank will b the BSR v</br></br></td><td>ted. If 'd' is 'c n W. If 'd' is 'c back in regist It is not '0', th which is alre- ed and a NOP haking it a two . If 'a' is '0', to be selected, of alue. If 'a' =</td><td>p', the result 1', the result ter 'f' he next eady fetched is executed b-cycle he Access overriding 1, then the</td></t<>	Desc	ription:	decremen is placed in is placed b (default). If the resu 	ted. If 'd' is 'c n W. If 'd' is 'c back in regist It is not '0', th which is alre- ed and a NOP haking it a two . If 'a' is '0', to be selected, of alue. If 'a' =	p', the result 1', the result ter 'f' he next eady fetched is executed b-cycle he Access overriding 1, then the
Note: 3 cycles if skip and followed by a 2-word instruction.Q Cycle Activity:Q1Q2Q3Q4DecodeRead register 'f'ProcessWrite to destinationIf skip:Q1Q2Q3Q4NoNoNoNooperationIf skip:Q1Q2Q3Q4NoNoNoNooperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNooperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationoperationNoNoNoNooperationNoNoNoNooperationExample:HEREDCFSNZTEMPZERO:NZERO:Before InstructionTEMP=TEMP=?After InstructionTEMP=TEMP=O;PC=Address (ZERO)If TEMP=O;PC=Address (ZERO)If TEMP#O;	Word	s:		e (default).	
Note: 3 cycles if skip and followed by a 2-word instruction.Q Cycle Activity:Q1Q2Q3Q4DecodeRead register 'f'ProcessWrite to destinationIf skip:Q1Q2Q3Q4NoNoNoNooperationIf skip:Q1Q2Q3Q4NoNoNoNooperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNooperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationoperationNoNoNoNooperationNoNoNoNooperationExample:HEREDCFSNZTEMPZERO:NZERO:Before InstructionTEMP=TEMP=?After InstructionTEMP=TEMP=O;PC=Address (ZERO)If TEMP=O;PC=Address (ZERO)If TEMP#O;	Cvcle	es:	1(2)		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-		Note: 3 c		
$\begin{tabular}{ c c c c c c } \hline $Process$ & Write to destination \\ \hline $Process$ & $Write to destination$ \\ \hline $Process$ & $Write to destination$ \\ \hline $Process$ & $Write to destination$ \\ \hline $Process$ & $Urite to de$	QC	-	02	03	04
If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation No No No No No operation operation operation No No No No No operation operation Example: HERE DCFSNZ TEMP ZERO : NZERO : Before Instruction TEMP = ? After Instruction TEMP = TEMP - 1, If TEMP = 0; PC = Address (ZERO) If TEMP \neq 0;	Г				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			register 'f'	Data	destination
$\begin{tabular}{ c c c c c c } \hline No & No & operation & operation$	lf ski	•	•		
operationoperationoperationoperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationNoNoNoNoNooperationoperationoperationoperationNoNoNoNoNooperationoperationoperationoperationNoNoNoNooperationSeparationoperationoperationoperationExample:HEREDCFSNZTEMPZERO:NZERO<:	Г		-		
If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation No No No No operation operation No operation operation operation Example: HERE DCFSNZ TEMP ZERO : NZERO : Before Instruction TEMP = ? After Instruction TEMP = TEMP - 1, If TEMP = 0; PC = Address (ZERO) If TEMP \neq 0;		-	-		-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	L Ifski				oporation
$\begin{tabular}{ c c c c c c } \hline $operation$ & operation$ & operatio$	-				Q4
NoNoNoNooperationoperationoperationoperationExample:HEREDCFSNZTEMPZERO:NZERONZERO:NZEROBefore InstructionTEMP=TEMP=?After InstructionTEMP=TEMP=0;PC=Address (ZERO)If TEMP \neq 0;	Γ	No	No	No	No
operation operation operation operation Example: HERE DCFSNZ TEMP ZERO : NZERO : Before Instruction TEMP = TEMP = ? After Instruction TEMP = TEMP = TEMP - 1, If TEMP = 0; PC = Address (ZERO) If TEMP ≠ 0;	Ļ	operation	operation	operation	operation
$\begin{array}{rcl} & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ &$		-			
PC = Address (NZERO)	E	Before Instru TEMP After Instruct TEMP If TEMP PC	ZERO NZERO inction ion = = = =	: ? TEMP - 1, 0; Address (2 0;	ZERO)

GOT	GOTO Unconditional Branch					
Synt	ax:	[label]	GOTO	k		
Ope	rands:	$0 \le k \le 10$)48575			
Ope	ration:	$k \rightarrow PC < 2$	20:1>			
Statu	us Affected:	None	None			
1st v	oding: vord (k<7:0>) word(k<19:8>	1110) 1111	1111 k ₁₉ kkk	k ₇ k] kkk		kkkk ₀ kkkk ₈
Description: GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.					tire ne 20-bit :20:1>.	
Wor	ds:	2				
Cycl	es:	2				
Q Cycle Activity:						
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'<7:0>,	No operat			ad literal <19:8>,

Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No	No	No	No
operation	operation	operation	operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Incremen	it f		
Syntax:	[label]	INCF	f [,d [,a]]	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(f) + 1 \rightarrow 0	dest		
Status Affected:	C, DC, N	, OV, Z		
Encoding:	0010	10da	ffff	ffff
	increment is placed i (default). Bank will the BSR v bank will t BSR value	in W. If the back in I If ta' is the be select value. If be select	d' is '1', t register 'f o', the Ac ted, over 'a' = 1, th ted as pe	he resu f' ccess rriding nen the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4
Decode	Read register 'f'	Proce Data		Vrite to stination
Example:	INCF	CNT,		
Before Instru CNT Z	iction = 0xFF = 0 - 2			

CNT	=	0xFF
Z	=	0
С	=	?
DC	=	?
After Instruc	ction	
CNT	=	0x00
Z	=	1
С	=	1
DC	=	1

	SZ	Incremen	t f, skip if ()			
Synta	IX:	[label]	INCFSZ f	[,d [,a]]			
Opera	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5				
Opera	ation:	(f) + 1 \rightarrow c skip if resu					
Status	s Affected:	None					
Enco	ding:	0011	11da f:	fff ffff			
Desci	ription:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Word	S:	1					
	s: /cle Activity:	-	ycles if skip a 2-word in:	and followed struction.			
,	Q1	Q2	Q3	Q4			
Γ	Decode	Read	Process	Write to			
lf ski	n.	register 'f'	Data	destination			
II SKI	ρ. Q1	Q2	Q3	Q4			
	No	No	No	No			
الله مان	operation	operation	operation	operation			
IT SKI	Q1	ed by 2-wor Q2	Q3	1: Q4			
Г	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
<u>Example</u> :		NZERO	INCFSZ (:	NT			
	Before Instru PC After Instruct CNT If CNT PC If CNT PC PC	iction = Address ion = CNT + ⁷ = 0; = Address ≠ 0;	s (HERE) 1				

INFSNZ	Increment	t f, skip if no	ot 0		
Syntax:	[label]	NFSNZ f[,d [,a]]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	(f) + 1 \rightarrow c skip if resu				
Status Affected:	None				
Encoding:	0100	10da ffi	ff ffff		
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1(2)				
Q Cycle Activity:	Note: 3 c	ycles if skip a 2-word ins	and followed truction.		
Q Cycle Activity. Q1	Q2	Q3	Q4		
Decode	Read	Process	Write to		
	register 'f'	Data	destination		
If skip:	_	_	_		
Q1	Q2	Q3	Q4		
No operation	No operation	No operation	No operation		
If skip and follow					
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
No operation	No operation	No operation	No operation		
Example:	HERE] ZERO NZERO	INFSNZ REG	1		
Before Instruction					
PC		G (HERE)			
After Instruct		1			
REG If REG	= REG + ′ ≠ 0;	I			
PC If REG	= Address	(NZERO)			
PC	= 0; = Address	(ZERO)			

IORLW	Inclusive	OR literal w	ith W		
Syntax:	[label]	IORLW k			
Operands:	$0 \le k \le 25$	5			
Operation:	(W) .OR.	$k \to W$			
Status Affected:	N, Z	N, Z			
Encoding:	0000	1001 kkł	ck kkkk		
Description:		ents of W are bit literal 'k'. T W.	•••••		
Words:	1				
Cycles:	1				
Q Cycle Activity	:				
Q1	Q2	Q3	Q4		
Decode	Read literal 'k'	Process Data	Write to W		
Example:	IORLW	0x35			
Before Instr	uction				
W	= 0x9A				
After Instruc	tion				
W	= 0xBF				

IORWF	Inclusive OR W with f				
Syntax:	[label]	IORWF	f [,d [,a	a]]	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5			
Operation:	(W) .OR.	(f) \rightarrow dest			
Status Affected:	N, Z				
Encoding:	0001	00da	ffff	ffff	
Worder	'd' is '1', th register 'f' Access Ba riding the the bank v BSR value	(default). ank will be BSR value will be sele	If 'a' is e select e. If 'a' : ected as	'0', the ed, ove = 1, ther	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data		/rite to stination	
Example:	IORWF R	ESULT, W			
Before Instru					
RESULT	= 0x13				

RE	SUL	T =	0x13
W		=	0x91

After Instruction				
RESULT	=	0x13		
W	=	0x93		

LFSR	Load FSI	R		MOVF	Move f	
Syntax:	[label]	LFSR f,k		Syntax:	[<i>label</i>] MOVF f [,d [,a]]
Operands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$)95		Operands:	$0 \le f \le 255$ $d \in [0,1]$	
Operation:	$k \rightarrow FSR$	f		- ·	a ∈ [0,1]	
Status Affect	ted: None			Operation:	$f \rightarrow dest$	
Encoding:	1110 1111		ff k ₁₁ kkk kkk kkkk	Status Affected Encoding:	: N, Z	ffff
Description:		t literal 'k' is l elect register		Description:	The contents of register 'f' moved to a destination de upon the status of 'd'. If 'd'	pendent is '0', the
Words:	2				result is placed in W. If 'd'	
Cycles:	2				result is placed back in rec (default). Location 'f' can b	
Q Cycle Ac	tivity:				where in the 256-byte ban	-
Q1		Q3	Q4		'0', the Access Bank will b	
Deco	de Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH		selected, overriding the BS If 'a' = 1, then the bank wil selected as per the BSR v (default).	l be
Deco	de Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL	Words:	1	
	K LOD	Dala	K IU FORIL	Cycles:	1	
Example:	LFSR 2,	0x3AB		Q Cycle Activi	y:	
After In	struction			Q1	Q2 Q3	Q4
		(03 (AB		Decode	ReadProcessVregister 'f'Data	Vrite W
				Example:	MOVF REG, W	
				Before Ins REG W	ruction = 0x22 = 0xFF	
				After Instru REG W	= 0x22 = 0x22	

MOVFF	Move f to	f					
Syntax:	[label]	MOVFF	f _s ,f _d				
Operands:	$0 \le f_s \le 40$ $0 \le f_d \le 40$						
Operation:	$(f_s) \rightarrow f_d$						
Status Affected:	None						
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	5					
	The contents of source register 'f _s ' are moved to destination register 'f _d '. Location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _d ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. The MOVFF instruction should not be used to modify interrupt settings while any interrupt is enabled (see Page 87).						
Words:	2						
Cycles:	2 (3)						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f' (src)	Proces Data		No peration			
Decode	No operation No dummy read	No operati		Write gister 'f' (dest)			
Example: MOVFF REG1, REG2							
Before Instruction REG1 = 0x33 REG2 = 0x11 After Instruction							

MO\	MOVLB Move literal to low nibble in BSR						
Synt	ax:	[label]	MOVLB	k			
Ope	rands:	$0 \le k \le 25$	5				
Ope	ration:	$k \to BSR$	$k \rightarrow BSR$				
Status Affected: None							
Encoding: 0000 0001 kkkk kkkk					c kkkk		
Desc	cription:		The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).				
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proce: Data		Write literal 'k' to BSR		

Example: MOVLB 5

Before Instruction	n	
BSR register	=	0x02
After Instruction		
BSR register	=	0x05

 $\begin{array}{rcl} \mathsf{REG1} &=& 0x33,\\ \mathsf{REG2} &=& 0x33 \end{array}$

MO	/LW	Move lite	Move literal to W				
Synt	ax:	[label]	MOVLW	/ k			
Ope	rands:	$0 \le k \le 2\xi$	$0 \le k \le 255$				
Ope	ration:	$k \to W$					
State	us Affected:	None	None				
Enco	oding:	0000 1110 kkkk kkkk					
Des	cription:	The eight-bit literal 'k' is loaded into W.					
Wor	ds:	1					
Cycl	es:	1					
QC	Cycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read literal 'k'	Proce Data		/rite to W		
<u>Exa</u>	<u>mple</u> :	MOVLW	0x5A				
After Instruction							

MOVWF	Move W t	o f				
Syntax:	[label]	[label] MOVWF f[,a]				
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5				
Operation:	$(W)\tof$					
Status Affected:	None					
Encoding:	0110	111a	fff	f	ffff	
Description:	Move data Location ff 256-byte b Access Ba riding the the bank v BSR value	f' can be bank. If ' ank will I BSR val vill be se	e anyv a' is ' be se ue. If electe	whe '0', t lecte 'a' =	re in the he ed, over = 1, ther	
Words:	1					
Cycles:	1					
Q Cycle Activity	:					
Q1	Q2	Q3	5		Q4	
Decode	Read	Proce	SS	١	Write	
Decode	register 'f'	Data			gister 'f'	
Example: Before Instru	MOVWF	Data REG				

W	=	0x4F
REG	=	0xFF
After Instruc	ction	
W	=	0x4F
REG	=	0x4F

© 2007 Microchip Technology Inc.

W

= 0x5A

MULLW	Multiply I	_iteral with \	N		MULWF	Multiply V	V with f	
Syntax:	[label]	MULLW k			Syntax:	[label]	MULWF f	[,a]
Operands:	$0 \le k \le 25$	5			Operands: $0 \le f \le 255$		5	
Operation:	(W) x k \rightarrow	PRODH:PR	ODL			a ∈ [0,1]		
Status Affected:	None				Operation:	(W) x (f) –	→ PRODH:P	RODL
Encoding:	0000	1101 kk	kk kkkk	:	Status Affected:	None		
Description:	An unsign	ed multiplica	ition is		Encoding:	0000	001a ff:	ff ffff
	carried ou of W and 16-bit rest PRODH:F PRODH c W is unch None of th affected. Note that carry is po	t between the the 8-bit liter- ult is placed i PRODL regist ontains the h anged. he status flag neither overf ossible in this o result is po	e contents al 'k'. The n ter pair. high byte. s are low nor s opera-		Description:	carried ou of W and t 'f'. The 16 the PROD pair. PRO byte. Both W ar None of th affected. Note that	ed multiplica t between th he register fi -bit result is PH:PRODL re DH contains nd 'f' are unc ne status flag neither overlossible in this	e contents ile location stored in egister the high changed. gs are
Words:	1						o result is po	
Cycles:	1						ed. If 'a' is '(
Q Cycle Activity:							ank will be so the BSR va	
Q1 Decode	Q2 Read literal 'k'	Q3 Process Data	Q4 Write registers PRODH:	,	Words:	'a'= 1, the	n the bank v is per the BS	vill be
			PRODL		Cycles:	1		
E					Q Cycle Activity			
Example:		0xC4			Q1	Q2	Q3	Q4
Before Instruct W PRODH PRODL After Instructi	= 0x = ? = ?	E2			Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL
W		E2						
PRODH	= 0x	AD			Example:		REG	
PRODL	= 0x	VO			Before Instr			
					W REG PRODH PRODL	= 0x	C4 B5	
					After Instruc	ction		

tter Instruction		
W	=	0xC4
REG	=	0xB5
PRODH	=	0x8A
PRODL	=	0x94

NEGF	Negate f				
Syntax:	[label] NEGF f [,a]				
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$(\overline{f}) + 1 \rightarrow f$				
Status Affected:	N, OV, C, DC, Z				
Encoding:	0110 110a ffff ffff				
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2 Q3 Q4				
Decode	ReadProcessWriteregister 'f'Dataregister 'f'				
Example:	NEGF REG, 1				
Before Instruc REG	= 0011 1010 [0 x3A]				
After Instructi REG	on = 1100 0110 [0xC6]				

NOF)	No Operation				
Synt	ax:	[label]	NOP			
Ope	rands:	None				
Ope	ration:	No operation				
Statu	us Affected:	None				
Enco	oding:	0000	0000	000	00	0000
		1111	xxxx	XXX	cχ	xxxx
Dese	cription:	No opera	tion.			
Wor	ds:	1				
Cycl	es:	1				
QC	cycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	No	No			No
		operation	operat	ion	ор	eration

Example:

None.

РОР		Рор Тор	Pop Top of Return Stack				
Syntax:		[label]	[label] POP				
Operands:		None					
Operation:		(TOS) \rightarrow	(TOS) \rightarrow bit bucket				
Status Affe	cted:	None	None				
Encoding:		0000	0000	0000	0110		
Description	:	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previ- ous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.					
Words:		1					
Cycles:		1					
Q Cycle A	ctivity:						
Q	1	Q2	Q	3	Q4		
Deco	ode	No operation	POP T valu		No peration		
Example:		POP GOTO	NEW				
Before Instruction TOS Stack (1 level down)		-)x0031A2)x014332				
After In TC PC	DS	ion	-)x014332 NEW			

PUS	н	Push Top of Return Stack			
Synt	ax:	[label]	PUSH		
Ope	rands:	None			
Ope	ration:	(PC+2) –	TOS		
Statu	us Affected:	None			
Enco	oding:	0000	0000	0000	0101
Desc	cription:	the return value is p This instru	stack. ushed c uction al e stack b	The pre lown o lows to by mod	o the top of evious TOS in the stack. implement ifying TOS, e return
Word	ds:	1			
Cycl	es:	1			
QC	vcle Activity				
	Q1	Q2	Q	3	Q4
	Decode	PUSH PC+2 onto return stack	No opera		No operation
	nple:	PUSH			
	Before Instru TOS PC	uction		0x00349 0x00012	
	After Instruc PC TOS Stack (1	tion level down)	= ()x00012)x00012)x0034	26

RCA	LL	Relative (Call			
Synt	ax:	[<i>label</i>] R	[<i>label</i>] RCALL n			
Ope	rands:	-1024 ≤ n	≤ 1023			
Ope	ration:	()	$(PC) + 2 \rightarrow TOS, (PC) + 2 + 2n \rightarrow PC$			
Statu	us Affected:	None				
Enco	oding:	1101	1nnn	nnnr	n nnnn	
Desi	cription:	1K from the return add onto the s compleme Since the l to fetch the new addre	Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction			
Wor	ds:	1				
Cycl	es:	2				
QC	cycle Activity	:				
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'n' Push PC to stack	Proce Data		Write to PC	
	No	No	No		No	
	operation	operation	operat	ion	operation	
<u>Exa</u>	<u>mple</u> :	HERE	RCALL	Jump		

HERE	RCALL J
	HERE

Before Instruction PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE+2)

RESET		Reset					
Syntax:		[label]	[label] RESET				
Operands:		None	None				
Operation:		Reset all registers and flags that are affected by a MCLR Reset.					
Status Affected:		All					
Encoding:		0000	0000	1111	1	1111	
Description:		This instruction provides a way to execute a MCLR Reset in software.					
Words:		1					
Cycles:		1					
Q Cycle Activity:							
	Q1	Q2	Q	3	Q4		
	Decode	Start	No			No	
		reset	operat	tion	ope	eration	

Example: RESET

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

RET	FIE	Return from Interrupt				
Synt	ax:	[label]	[label] RETFIE [s]			
Ope	rands:	s ∈ [0,1]	s ∈ [0,1]			
Ope	ration:	$1 \rightarrow GIE/C$ if s = 1 (WS) \rightarrow W (STATUSS (BSRS) \rightarrow	$(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL},$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged.			
Statu	us Affected:	GIE/GIEH	GIE/GIEH, PEIE/GIEL.			
Enco	oding:	0000	0000	0001	000s	
Des	cription:	popped ar loaded inte enabled b or low price enable bit. the shado STATUSS into their of W, Status	Return from Interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).			
Words:		1	1			
Cycles:		2	2			
QC	Cycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	No operation	No operati	ion	PC from stack GIEH or GIEL	
	No	No	No		No	
	operation	operation	operati	ion op	peration	
<u>Exa</u>	mple:	RETFIE :	1			
After Interrupt PC = TOS W = WS BSR = BSRS STATUS = STATUSS GIE/GIEH, PEIE/GIEL = 1						

RETLW		Return Li	Return Literal to W			
Synt	tax:	[label]	RETLW	k		
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$			
Operation:			$k \rightarrow W, \\ (TOS) \rightarrow PC, \\ PCLATU, PCLATH are unchanged \\$			
Stat	us Affected:	None	None			
Enc	oding:	0000	1100	kkk	k kkkk	
Des	cription:	'k'. The profession of the from the to address).	W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.			
Wor	ds:	1				
Cyc	les:	2				
QC	Cycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'	Proce: Data		pop PC from stack, Write to W	
	No operation	No operation	No operati	ion	No operation	
Example: CALL TABLE ; W contains table ; offset value ; W now has ; table value						
TABI	LE					
	ADDWF PCL ; W = offset RETLW k0 ; Begin table					

Before Instruction

RETLW k1 ;

:

W = 0x07

After Instruction

W = value of kn

RETLW kn ; End of table

RET	URN	Return fr	om Sub	routin	e
Synt	ax:	[label]	RETUR	N [s]	
Ope	rands:	$s \in [0,1]$			
Ope	ration:	$\begin{array}{l} (\text{TOS}) \rightarrow \text{PC},\\ \text{if s = 1}\\ (\text{WS}) \rightarrow \text{W},\\ (\text{STATUSS}) \rightarrow \text{STATUS},\\ (\text{BSRS}) \rightarrow \text{BSR},\\ \text{PCLATU, PCLATH are unchanged} \end{array}$			
Status Affected: None					
Enco	oding:	0000	0000	0001	. 001s
Description: Return from subrour is popped and the to (TOS) is loaded into counter. If 's'= 1, the shadow registers W and BSRS are loade responding registers and BSR. If 's' = 0, these registers occu				top of nto the ne cont WS, S ded int ers, W,	the stack program tents of the TATUSS to their cor- , Status podate of
Wor	ds:	1			
Cycl	es:	2			
QC	cycle Activity:				
	Q1	Q2	Q3	6	Q4
	Decode	No operation	Proce Data		op PC from stack
	No	No	No		No
	operation	operation	operat	ion	operation

Example:	RETURN

After Interrupt PC = TOS

RLCF	Rotate L	eft f thro	ough Ca	rry
Syntax:	[label]	RLCF	f [,d [,a	l]]
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	$(f < n >) \rightarrow$ $(f < 7 >) \rightarrow$ $(C) \rightarrow de$	С,	1>,	
Status Affected:	C, N, Z			
Encoding:	0011	01da	ffff	ffff
	rotated o the Carry is placed is stored (default). Bank will the BSR bank will BSR valu	Flag. If ' in W. If ' back in r If 'a' is 'o be selec value. If be selec ie (defau	d' is '0', d' is '1', register ' 0', the A cted, ove 'a' = 1, t ted as p	the resu the resu f' ccess erriding then the
Words:	1			
Cycles:	1			
Q Cycle Activity:	:			
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data	-	Vrite to stination
Example:	RLCF	REG	5, W	
Before Instru REG	uction = 1110 0	0110		

C	=	0	0110
After Instruc	ction		
REG	=	1110	0110
W	=	1100	1100
С	=	1	

RLNC)F	Rotate Lo	eft f (no d	carry)	
Synta	x:	[label]	RLNCF	f [,d [,	a]]
Opera	ands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Opera	ation:	$(f) \rightarrow$ $(f<7>) \rightarrow$		l>,	
Status	s Affected:	N, Z			
Enco	ding:	0100	01da	ffff	ffff
Descr	iption:	The conte rotated or the result the result 'f' (defaul Bank will the BSR bank will BSR valu	ne bit to th is placed is stored t). If 'a' is be select value. If 'a be select e (defauli	he left. If I in W. If back in '0', the ted, ove a' is '1', ed as pe	f 'd' is '0', f 'd' is '1', register Access rriding then the
Word	S:	1			
Cycle	s:	1			
Q Cy	cle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read register 'f'	Process Data		rite to tination
Exam	ple:	RLNCF	REG		
Before Instruction REG = 1010 1011					
Д	fter Instruct REG	ion = 0101 0	111		

RRCF	Rotate Ri	ght f th	rough Ca	arry
Syntax:	[label]	RRCF	f [,d [,a]]	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	$(f < n >) \rightarrow 0$ $(f < 0 >) \rightarrow 0$ $(C) \rightarrow des$	C,	1>,	
Status Affected:	C, N, Z			
Encoding:	0011	00da	ffff	ffff
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Data		Vrite to stination
Example:	RRCF I	REG, W		
Before Instruction REG = 1110 0110 C = 0				

After Instruction

 $\begin{array}{rcl} REG & = & 1110 & 0110 \\ W & = & 0111 & 0011 \\ C & = & 0 \end{array}$

Set f

Q2

Read register 'f'

SETF

=

=

 $0 \le f \le 255$ a ∈ [0,1] $FFh \rightarrow f$ None 0110

[label] SETF f[,a]

100a

The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).

Q3

Process

Data

REG

0x5A

0xFF

ffff

ffff

Q4 Write

register 'f'

RRNCF	Rotate Ri	ght f (no cai	ry)	SETF	Set
Syntax:	[label]	RRNCF f[,	d [,a]]	Syntax:	[lat
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		Operands:	0 ≤ 1 a ∈
Operation:		dest <n-1>, dest<7></n-1>		Operation: Status Affected:	FFh Non
Status Affected:	N, Z			Encoding:	01
Encoding: Description:	rotated on '0', the res	00da ff: nts of registe e bit to the ri sult is placed	er 'f' are ght. If 'd' is in W. If 'd' is	Description:	The ter a Accorridin ther
		sult is placed fault). If 'a' is		Words:	per 1
	Access Ba	ank will be se	elected, over-		-
	0	BSR value. I ank will be s	,	Cycles:	1
		SR value (de		Q Cycle Activity: Q1	Q
		register	f	Decode	Re: regist
Words:	1				
Cycles:	1			Example:	SET
Q Cycle Activity:				Before Instru	ction
Q1	Q2	Q3	Q4	REG After Instruct	= ion
Decode	Read register 'f'	Process Data	Write to destination	REG	=
Example 1: Before Instru		REG, 1, 0			
REG	= 1101 0)111			
After Instruct REG	tion = 1110 1	.011			
Example 2:	RRNCF 1	REG, W			
Before Instru	uction				
W REG	= ? = 1101 ()111			
After Instruct	tion				
₩ REG	= 1110 1 = 1101 0				

SLEEP Enter SLEEP mode					su
Syntax:	[label]	SLEEP			Sy
Operands:	None				Ор
Operation:	$0 \rightarrow \frac{WDT}{1 \rightarrow TO},$	$0 \rightarrow \overline{PD}$			
Status Affected:	TO, PD				Sta
Encoding:	0000	0000	0000	0011	En De
Description:	The powe cleared. T (TO) is se its postsc The proce mode wit	The time et. Watcl aler are essor is	e-out sta hdog Ti cleared put into	atus bit mer and d. o Sleep	
Words:	1				
Cycles:	1				
Q Cycle Activity:					Wo
Q1	Q2	Q3		Q4	n Cy
Decode	No operation	Proces Data		Go to Sleep	Q
Example: Before Instru $\overline{IO} =$ PD = After Instruct $\overline{IO} =$ PD =	? ?				<u>Ex</u> ,
† If WDT causes	s wake-up, th	nis bit is	cleared	1.	

SUBFWB	Subtrac	t f from W wi	ith borrow
Syntax:	[label]	SUBFWB 1	[,d [,a]]
Operands:	$0 \le f \le 2\xi$		
	d ∈ [0,1]		
Oneration	a ∈ [0,1]	$-(\overline{C}) \rightarrow dest$	
Operation: Status Affected:	. , .,	. ,	
	N, OV, C		
Encoding:	0101	01da ffi	
Description:	(borrow) method). stored in is '0', the selected, If 'a' is '1	register 'f' and from W (2's cc If 'd' is '0', the W. If 'd' is '1', register 'd' (dc Access Bank overriding the ', then the bar as per the BS	omplement e result is the result is efault). If 'a' will be BSR value. k will be
Words:	1		
Cycles:	1		
Q Cycle Activity:	-		
Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination
Example 1:	SUBFWB	REG	
Before Instru REG	uction = 0x03		
W	= 0x03 = 0x02		
C	= 0x01		
After Instruct REG	tion = 0xFF		
W	= 0x02		
C Z	= 0x00		
N N	= 0x00 = 0x01	; result is nega	ative
Example 2:	SUBFWB	REG, 0, 0	
Before Instru	uction		
REG	= 2		
W C	= 5 = 1		
After Instruct	•		
REG	= 2		
W	= 3		
C Z	= 1 = 0		
N	= 0 ; re	esult is positive	
Example 3:	SUBFWB	REG, 1, 0	
Before Instru			
REG W	= 1 = 2		
C	= 2 = 0		
After Instruct	tion		
REG	= 0		
W C	= 2 = 1		
Z	= 1 ; re	esult is zero	
Ν	= 0		

SUBLW	Subtract	Subtract W from literal			
Syntax:	[label] S	SUBLW k			
Operands:	0 ≤ k ≤ 25	0 ≤ k ≤ 255			
Operation:	k – (W) –	$k - (W) \rightarrow W$			
Status Affected:	N, OV, C	DC, Z			
Encoding:	0000	1000 kkł	k kkkk		
Description:	W is subtracted from the eight-bit literal 'k'. The result is placed in W.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read literal 'k'	Process Data	Write to W		
Example 1:	1)x02	J		
Before Instru		X02			
W	= 1				
C	= ?				
After Instruct	tion				
W C Z N	= 1 = 1 ; re = 0 = 0	esult is positive	9		
Example 2:	SUBLW ()x02			
Before Instru	iction				
W C	= 2 = ?				
After Instruct	•				
W C Z N	= 0 = 1 ; re = 1 = 0	esult is zero			
Example 3:	SUBLW ()x02			
Before Instru	iction				
W	= 3				
C	= ?				
After Instruct W C Z N	= FF ; (2	2's complemen esult is negativ			

SUBWF	S	ubtract	W from f			
Syntax:	[label] \$	SUBWF f[,	d [,a]]		
Operands:	d	$\leq f \leq 25$ $\in [0,1]$ $\in [0,1]$	5			
Operation:	(1	ⁱ) – (W)	\rightarrow dest			
Status Affected:	Ν	I, OV, C	, DC, Z			
Encoding:	Γ	0101	11da ff:	ff ffff		
Description:	c th f r th c	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If = 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1		Q2	Q3	Q4		
Decode		Read ister 'f'	Process Data	Write to destination		
Example 1:	S	UBWF I	REG			
Before Instru	uction	า				
REG W	=	3 2				
С	=	2 ?				
After Instruc		4				
REG W	=	1 2				
С	=		sult is positive			
Z N	=	0 0				
Example 2:	S	UBWF H				
Defense la sta						
Before Instru	uction	า	REG, W			
REG	uction =	2	REG, W			
REG W		2 2	REG, W			
REG	= = =	2	₹EG, W			
REG W C After Instruc REG	= = =	2 2	REG, W			
REG W C After Instruc REG W	= = tion = =	2 2 ? 2 0				
REG W C After Instruc REG	= = =	2 2 ? 2 0 1 ; re 1	REG, W sult is zero			
REG W C After Instruc REG W C Z N	= = tion = = = =	2 2 ? 2 0 1 ; re 0	sult is zero			
REG W C After Instruc REG W C Z N <u>Example 3</u> :	= = tion = = = = s	2 2 2 0 1 ; re 1 0 UBWF F				
REG W C After Instruct REG W C Z N <u>Example 3</u> : Before Instru	= = tion = = = = s	2 2 ? 0 1 ; re 1 0 UBWF F	sult is zero			
REG W C After Instruc REG W C Z N <u>Example 3</u> :	= = tion = = = = s	2 2 2 0 1 ; re 1 0 UBWF F	sult is zero			
REG W C After Instruc REG W C Z N <u>Example 3</u> : Before Instru REG W C	= = = = = = suction = = =	2 2 0 1 ; re 1 0 UBWF F 0x01	sult is zero			
REG W C After Instruct REG W C Z N <u>Example 3</u> : Before Instruct REG W C After Instruct	= = = = = = suction = = =	2 2 0 1 ; re 1 0 UBWF F 0 0x01 0x02 ?	sult is zero REG	pont)		
REG W C After Instruc REG W C Z N <u>Example 3</u> : Before Instru REG W C	= = = = = = suction = = =	2 2 0 1 ; re 1 0 UBWF I 0x01 0x02	sult is zero	nent)		
REG W C After Instruct REG W C Z N Example 3: Before Instruct REG W C After Instruct REG	= = = = = s uction = = = = tion	2 2 0 1 ; re 1 0 UBWF F 0x01 0x02 ? 0xFFh	sult is zero REG	,		

SUE	SWFB	Subtract V	Subtract W from f with Borrow				
Synt	ax:	[label] S	[<i>label</i>] SUBWFB f [,d [,a]]				
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	a ∈ [0,1]				
Ope	ration:	(f) – (W) –	$(\overline{C}) \rightarrow c$	dest			
Statu	us Affected:	N, OV, C, DC, Z					
Enco	oding:	0101	0101 10da ffff ffff				
Des	cription:	Subtract W and the carry flag (bor- row) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).					
Wor	ds:	1	1				
Cycl	es:	1					
QC	Cycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read register 'f'	Proce Data		Write to destination		

Example 1:		SUBWFB	REG, 1, 0
Before Instru	ucti	on	
REG	=	0x19	(0001 1001)
W	=	0x0D	(0000 1101)
С	=	0x01	
After Instruc	tior	۱	
REG	=	0x0C	(0000 1011)
W	=	0x0D	(0000 1101)
C Z	=	0x01 0x00	
Z N	=	0x00	; result is positive
Example 2:		SUBWFB	REG, 0, 0
Before Instru	ucti	on	
REG	=	0x1B	(0001 1011)
W	=	0x1A	(0001 1010)
С	=	0x00	
After Instruc	tior	۱	
REG	=	0x1B	(0001 1011)
W	=	0x00	
C Z N	=	0x01 0x01	: result is zero
N	=	0x01 0x00	, lesuit is zero
Example 3:		SUBWFB	REG, 1, 0
Before Instru	ucti	on	
REG	=	0x03	(0000 0011)
W	=	0x0E	(0000 1101)
С	=	0x01	
After Instruc	tior	۱	
REG	=	0xF5	(1111 0100) ; [2's comp]
W	=	0x0E	(0000 1101)
ç	=	0x00	
C Z N	=	0x00 0x01	; result is negative
1.1	-	0.01	, result is negative

SWAF	PF	Swap f						
Synta	x:	[label]	[label] SWAPF f[,d[,a]]					
Opera	ands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$						
Opera	ation:	• • •	$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$					
Status	Affected:	None						
Encod	ding:	0011	10da	fff	f	ffff		
Descr	iption:	ister 'f' ar the result (default). Bank will the BSR bank will	The upper and lower nibbles of reg- ister 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).					
Words	s:	1						
Cycle	s:	1						
Q Cy	cle Activity:							
_	Q1	Q2	Q	3		Q4		
	Decode	Read register 'f'	Proce Data			rite to tination		
<u>Exam</u>	<u>ple</u> :	SWAPF	REG					
Before Instruction REG = 0x53 After Instruction								
	REG	= 0x35						

TBLRD	Table Rea	d			TBLRD
Syntax:	[label]	Example1:			
Operands: Operation:	None if TBLRD * (Prog Men TBLPTR - if TBLRD * (Prog Men (TBLPTR) if TBLRD * (Prog Men (TBLPTR) if TBLRD + (TBLPTR) (Prog Men	Before Inst TABLA TBLPT MEMO After Instru TABLA TBLPT <u>Example2</u> : Before Inst TABLA TBLPT MEMO MEMO			
Status Affected			$(X) \rightarrow (X)$	DEAT,	After Instru
Encoding:	0000	0000	0000	10nn nn=0 * =1 *+ =2 *- =3 +*	TABLA TBLPT
Description:		f Program e progran e Pointer TR (a 21- te in the p as a 2 Mb TR[0] = 0: TR[0] = 1: D instructi BLPTR as ge rement crement	n Memory n memory, (TBLPTR bit pointed program n byte addre E Least Sig Byte of P Memory ' Most Sig Byte of P Memory ' ion can me	(P.M.). To a pointer) is used. r) points nemory. ss range. gnificant rogram Word nificant rogram Word	
Words:	1				
Cycles:	2				
Q Cycle Activi	ity:				

Q1	Q2	Q3	Q4
Decode	No	No	No
	operation	operation	operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD Table Read (cont'd)

<u>xample1</u> :	TBLRD	*+	;	
Before Instruct TABLAT TBLPTR MEMORY(5)	= = =	0x55 0x00A356 0x34
After Instructio TABLAT TBLPTR	n		= =	0x34 0x00A357
<u>xample2</u> :	TBLRD	+*	;	
Before Instruct TABLAT TBLPTR MEMORY(MEMORY(0x01A357		= = =	0xAA 0x01A357 0x12 0x34
After Instructio TABLAT TBLPTR	n		=	0x34 0x01A358

TBLWT	Table Write			
Syntax:	[<i>label</i>] TBLWT (*; *+; *-; +*)			
Operands:	None			
Operation:	if TBLWT [*] , (TABLAT) \rightarrow Holding Register; TBLPTR - No Change; if TBLWT [*] +, (TABLAT) \rightarrow Holding Register; (TBLPTR) +1 \rightarrow TBLPTR; if TBLWT [*] -, (TABLAT) \rightarrow Holding Register; (TBLPTR) -1 \rightarrow TBLPTR; if TBLWT+ [*] , (TBLPTR) +1 \rightarrow TBLPTR; (TABLAT) \rightarrow Holding Register;			
Status Affected	None			
Encoding:	0000 0000 0000 11nn nn=0 * =1 *+ =2 *- =3 +*			
Description:	=1 *+ =2 *-			

- post-decrement
- pre-increment

TBLWT Table Write (Continued)

Words:	1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register)

Example1: TBLWT *+;

Before Instruction

DUI	ore Instruct			
	TABLAT		=	0x55
	TBLPTR		=	0x00A356
	HOLDING F	REGISTER		
(0x00A356)				0xFF
Afte	er Instruction	ns (table w	rite co	ompletion)
	TABLAT		=	0x55
	TBLPTR		=	0x00A357
	HOLDING F	REGISTER		
	(0x00A356)		=	0x55
Example	<u>ə 2</u> :	TBLWT -	+*;	
Bef	ore Instruct	ion		
	TABLAT		=	0x34
	TBLPTR		=	0x01389A
	HOLDING F	REGISTER		
		REGISTER	=	0xFF
	HOLDING F (0x01389A) HOLDING F		=	
	(0x01389A)		=	
Afte	(0x01389A) HOLDING F	REGISTER	=	0xFF 0xFF
Afte	(0x01389A) HOLDING F (0x01389B)	REGISTER	=	0xFF 0xFF
Afte	(0x01389A) HOLDING F (0x01389B) er Instruction	REGISTER	= te coi	0xFF 0xFF mpletion) 0x34
Afte	(0x01389A) HOLDING F (0x01389B) er Instruction TABLAT	REGISTER	= te coi	0xFF 0xFF mpletion)
Afte	(0x01389A) HOLDING F (0x01389B) or Instruction TABLAT TBLPTR	REGISTER	= te coi	0xFF 0xFF mpletion) 0x34
Afte	(0x01389A) HOLDING F (0x01389B) er Instruction TABLAT TBLPTR HOLDING F	REGISTER n (table wri REGISTER	= te coi = =	0xFF 0xFF mpletion) 0x34 0x01389B
Afte	(0x01389A) HOLDING F (0x01389B) er Instruction TABLAT TBLPTR HOLDING F (0x01389A)	REGISTER n (table wri REGISTER	= te coi = =	0xFF 0xFF mpletion) 0x34 0x01389B

тѕт	FSZ	Test f, sk	ip if 0					
Synt	ax:	[label]	[label] TSTFSZ f[,a]					
Ope	rands:	$0 \le f \le 25$	5					
		a ∈ [0,1]						
Ope	ration:	skip if f =	skip if f = 0					
Statu	us Affected:	None	None					
Enco	oding:	0110	0110 011a ffff ffff					
Des	cription:	If 'f' = 0, the next instruction, fetched during the current instruc- tion execution is discarded and a NOP is executed, making this a two- cycle instruction. If 'a' is '0', the Access Bank will be selected, over- riding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).						
Wor	ds:	1						
Cycl		s: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
QC	cycle Activity:		_					
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Proce: Data		No peration			
lf sł	kip:							
	Q1	Q2	Q3		Q4			
	No	No	No		No			
lf al	operation	operation	operati		peration			
II SP	kip and follow Q1	Q2	Q3		Q4			
	No	No	No	·	No			
	operation	operation	operati	ion op	peration			
	No	No	No		No			
	operation	operation	operati	on op	peration			
<u>Exa</u>	<u>mple</u> :	HERE NZERO ZERO :	TSTFSZ :	CNT				
	Before Instru PC = Ado)					
	After Instruct							
	If CNT PC If CNT PC	= Ac ≠ 0x	:00, Idress (2 :00, Idress (N					

XOF	RLW	Exclusiv	Exclusive OR literal with W					
Synt	ax:	[label]	[<i>label</i>] XORLW k					
Ope	rands:	$0 \le k \le 2$	$0 \le k \le 255$					
Ope	ration:	(W) .XOI	(W) .XOR. $k \rightarrow W$					
State	us Affected:	N, Z	N, Z					
Enco	oding:	0000	0000 1010 kkkk kkkk					
Des	cription:	with the	The contents of W are XOR'ed with the 8-bit literal 'k'. The result is placed in W.					
Wor	ds:	1						
Cycl	es:	1						
QC	Cycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'	Proce: Data		rite to W			

Example: XORLW 0xAF

Before Instruction				
W	=	0xB5		
After Instruction				
W	=	0x1A		

XORWF	Exclusive	Exclusive OR W with f									
Syntax:	[label]	XORWF	f [,d	[,a]]							
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5									
Operation:	(W) .XOR	a. (f) \rightarrow d	est								
Status Affected	d: N, Z										
Encoding:	0001	10da	ffff	ffff							
Description:	with regis is stored is stored (default). Bank will the BSR bank will	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the resu is stored in W. If 'd' is '1', the resu is stored back in the register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).									
Words:	1										
Cycles:	1										
Q Cycle Activ	ity:										
Q1	Q2	Q3	5	Q4							
Decode	Read register 'f'	Proce Data		Write to estination							
Example:	XORWF	REG									
Before Ins REG W After Instr	= 0xAF = 0xB5										
REG	= 0x1A										

© 2007 Microchip Technology Inc.

W

= 0xB5

NOTES:

25.0 DEVELOPMENT SUPPORT

The PIC^{\circledast} microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

25.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

25.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

25.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

25.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

25.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

25.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

25.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

25.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

26.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)


Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	
Voltage on VDD with respect to VSs	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA


Note 1: Power dissipation is calculated as follows:


 $Pdis = VDD x \{IDD - \sum IOH\} + \sum \{(VDD-VOH) \times IOH\} + \sum (VOI \times IOL)$

2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







26.1 DC Characteristics: Supply Voltage PIC18F2220/2320/4220/4320 (Industrial) PIC18LF2220/2320/4220/4320 (Industrial)

PIC18LF2 (Indust	220/2320/4 trial)	220/4320		ard Oper ing temp			ons (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial			
	20/2320/42 trial, Extend						ons (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended			
Param No.	Symbol	Characteristic	Min Typ Max Units				Conditions			
	Vdd	Supply Voltage								
D001		PIC18LF2X20/4X20	2.0	_	5.5	V	HS, XT, RC and LP Osc mode			
		PIC18F2X20/4X20	4.2	_	5.5	V				
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	-	_	V				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	—	0.7	V	See section on Power-on Reset for details			
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_		V/ms	See section on Power-on Reset for details			
	VBOR	Brown-out Reset Voltage								
		PIC18LF2X20/4X20	Industrial Low Voltage							
D005		BORV1:BORV0 = 11	NA	_	NA	V	Reserved			
		BORV1:BORV0 = 10	2.50	2.72	2.94	V				
		BORV1:BORV0 = 01	3.88	4.22	4.56	V				
		BORV1:BORV0 = 00	4.18	4.54	4.90	V				
D005		PIC18F2X20/4X20	Indust	rial						
		BORV1:BORV0 = 1x	NA	—	NA	V	Not in operating voltage range of device			
		BORV1:BORV0 = 01	3.88	4.22	4.56	V				
		BORV1:BORV0 = 00	4.18	4.54	4.90	V				
D005E		PIC18F2X20/4X20	Extend	ded						
		BORV1:BORV0 = 1x	NA		NA	V	Not in operating voltage range of device			
		BORV1:BORV0 = 01	3.71	4.22	4.73	V				
		BORV1:BORV0 = 00	4.00	4.54	5.08	V				

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

	2220/2320/4220/4320 strial)		rd Oper ng temp			s otherwise stated $4 \le +85^{\circ}$ C for indust					
PIC18F2220/2320/4220/4320 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Тур	Max	Units		ions					
	Power-down Current (IPD)	(1)									
	PIC18LF2X20/4X20	0.1	0.5	μΑ	-4	40°C					
		0.1	0.5	μΑ	+2	25°C	VDD = 2.0V, (Sleep mode)				
		0.2	1.7	μΑ	+8	35°C	()				
	PIC18LF2X20/4X20	0.1	0.5	μΑ	-4	O°C	VDD = 3.0V,				
		0.1	0.5	μA		25°C	(Sleep mode)				
		0.3	1.7	μΑ		35°C	,				
	All devices	0.1	2.0	μA		O°C					
		0.1	2.0	μA		+25°C	VDD = 5.0V, (Sleep mode)				
	Enternal de la com	0.4	6.5	μA		35°C					
	Extended devices	11.2	50	μA	+1	25°C					
	Supply Current (IDD) ^(2,3) PIC18LF2X20/4X20	11	25		-40°C						
	PIC 16LF2X20/4X20	13	25 25	μΑ μΑ	-40°C +25°C	VDD = 2.0V					
		13	25	μΑ μΑ	+25 C +85°C	VDD = 2.0V					
	PIC18LF2X20/4X20	34	40	μΑ	-40°C						
		28	40	μΑ	+25°C	VDD = 3.0V	Fosc = 31 kHz				
		25	40	μΑ	+85°C	-	(RC_RUN mode,				
	All devices	77	80	μA	-40°C		internal oscillator source)				
		62	80	μΑ	+25°C	1					
		53	80	μA	+85°C	VDD = 5.0V					
	Extended devices	50	80	μA	+125°C	1					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

	2220/2320/4220/4320 strial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	220/2320/4220/4320 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Device	Тур	Max	Units		Condit	ions					
	Supply Current (IDD) ^(2,3)											
	PIC18LF2X20/4X20	100	220	μA	-40°C							
		110	220	μA	+25°C	VDD = 2.0V						
		120	220	μA	+85°C							
	PIC18LF2X20/4X20	180	330	μΑ	-40°C	Vdd = 3.0V	Fosc = 1 MHz (RC_RUN mode, internal oscillator source)					
		180	330	μΑ	+25°C							
		170	330	μΑ	+85°C							
	All devices	340	550	μΑ	-40°C							
		330	550	μΑ	+25°C	VDD = 5.0V						
		310	550	μA	+85°C	VDD = 3.0V						
	Extended devices	410	650	μA	+125°C							
	PIC18LF2X20/4X20	350	600	μA	-40°C	_						
		360	600	μA	+25°C	VDD = 2.0V						
		370	600	μA	+85°C							
	PIC18LF2X20/4X20	580	900	μA	-40°C	_						
		580	900	μA	+25°C	VDD = 3.0V	Fosc = 4 MHz (RC_RUN mode,					
		560	900	μA	+85°C	Vdd = 5.0V	(RC_RUN mode, _ internal oscillator source)					
	All devices	1.1	1.8	mA	-40°C							
		1.1	1.8	mA	+25°C							
		1.0	1.8	mA	+85°C							
	Extended devices	1.2	1.8	mA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

	2220/2320/4220/4320 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	220/2320/4220/4320 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Тур	Max	Units		Condit	ions				
	Supply Current (IDD) ^(2,3)										
	PIC18LF2X20/4X20	4.7	8	μΑ	-40°C						
		4.6	8	μΑ	+25°C	VDD = 2.0V VDD = 3.0V VDD = 5.0V					
		5.1	11	μΑ	+85°C						
	PIC18LF2X20/4X20	6.9	11	μΑ	-40°C		Fosc = 31 kHz (RC_IDLE mode, internal oscillator source)				
		6.3	11	μA	+25°C						
		6.8	15	μΑ	+85°C						
	All devices	12	16	μΑ	-40°C						
		10	16	μΑ	+25°C						
		10	22	μΑ	+85°C	VDD = 3.0V					
	Extended devices	25	75	μΑ	+125°C						
	PIC18LF2X20/4X20	49	150	μΑ	-40°C	-					
		52	150	μΑ	+25°C	VDD = 2.0V					
		56	150	μΑ	+85°C						
	PIC18LF2X20/4X20	73	180	μΑ	-40°C	-					
		77	180	μΑ	+25°C	VDD = 3.0V	Fosc = 1 MHz (RC_IDLE mode,				
		77	180	μΑ	+85°C	Vdd = 5.0V	internal oscillator source)				
	All devices	130	300	μΑ	-40°C						
		130	300	μΑ	+25°C						
		130	300	μΑ	+85°C						
	Extended devices	350	435	μΑ	+125°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

	2220/2320/4220/4320 strial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	220/2320/4220/4320 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Device	Тур	Max	Units		Condit	ions					
	Supply Current (IDD) ^(2,3)											
	PIC18LF2X20/4X20	140	275	μΑ	-40°C							
		140	275	μΑ	+25°C	VDD = 2.0V						
		150	275	μΑ	+85°C							
	PIC18LF2X20/4X20	220	375	μΑ	-40°C		Fosc = 4 MHz (RC_IDLE mode, internal oscillator source)					
		220	375	μA	+25°C	VDD = 3.0V						
		210	375	μA	+85°C							
	All devices	390	800	μA	-40°C							
		400	800	μΑ	+25°C	VDD = 5.0V						
		380	800	μΑ	+85°C	VDD = 3.0V						
	Extended devices	410	800	μΑ	+125°C							
	PIC18LF2X20/4X20	150	250	μΑ	-40°C							
		150	250	μΑ	+25°C	VDD = 2.0V						
		160	250	μΑ	+85°C							
	PIC18LF2X20/4X20	340	350	μA	-40°C							
		300	350	μΑ	+25°C	VDD = 3.0V	Fosc = 1 MHz (PRI_RUN ,					
		280	350	μΑ	+85°C		EC oscillator)					
	All devices	0.72	1.0	mA	-40°C							
		0.63	1.0	mA	+25°C	VDD = 5.0V						
		0.57	1.0	mA	+85°C							
	Extended devices	0.53	1.0	mA	+125°C							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC18LF2220/2320/4220/4320 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
	220/2320/4220/4320 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended											
Param No.	Device	Тур	Max	Units		Condit	ions						
	Supply Current (IDD) ^(2,3)												
	PIC18LF2X20/4X20	440	600	μΑ	-40°C								
		450	600	μA	+25°C	VDD = 2.0V							
		460	600	μΑ	+85°C	1							
	PIC18LF2X20/4X20	0.80	1.0	mA	-40°C	VDD = 3.0V	Fosc = 4 MHz (PRI_RUN , EC oscillator)						
		0.78	1.0	mA	+25°C								
		0.77	1.0	mA	+85°C	1							
	All devices	1.6	2.0	mA	-40°C								
		1.5	2.0	mA	+25°C	VDD = 5.0V							
		1.5	2.0	mA	+85°C	VDD = 5.0V							
	Extended devices	1.5	2.0	mA	+125°C								
	Extended devices	6.3	9.0	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz (PRI_RUN ,						
		7.9	10.0	mA	+125°C	VDD = 5.0V	EC oscillator)						
	All devices	9.5	12	mA	-40°C								
		9.7	12	mA	+25°C	VDD = 4.2V							
		9.9	12	mA	+85°C		Fosc = 40 MHz						
	All devices	11.9	15	mA	-40°C		(PRI_RUN , EC oscillator)						
		12.1	15	mA	+25°C	VDD = 5.0V							
		12.3	15	mA	+85°C]							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

PIC18LF2220/2320/4220/4320 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	220/2320/4220/4320 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Device	Тур	Max	Units	ns							
	Supply Current (IDD) ^(2,3)											
	PIC18LF2X20/4X20	37	50	μΑ	-40°C							
		37	50	μA	+25°C	VDD = 2.0V						
		38	60	μA	+85°C							
	PIC18LF2X20/4X20	58	80	μA	-40°C		Fosc = 1 MHz (PRI_IDLE mode, EC oscillator)					
		59	80	μA	+25°C	VDD = 3.0V						
		60	100	μΑ	+85°C							
	All devices	110	180	μΑ	-40°C							
		110	180	μA	+25°C	VDD = 5.0V						
		110	180	μΑ	+85°C	100 - 0.01						
	Extended devices	125	300	μΑ	+125°C							
	PIC18LF2X20/4X20	140	180	μΑ	-40°C							
		140	180	μΑ	+25°C	VDD = 2.0V						
		140	180	μA	+85°C							
	PIC18LF2X20/4X20	220	280	μΑ	-40°C	4	Fosc = 4 MHz					
		230	280	μΑ	+25°C	VDD = 3.0V	(PRI_IDLE mode,					
		230	280	μΑ	+85°C		EC oscillator)					
	All devices	410	525	μA	-40°C	4						
		420	525	μA	+25°C	VDD = 5.0V						
		430	525	μA	+85°C	4						
	Extended devices	450	800	μΑ	+125°C							
	Extended devices	2.2	3.0	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz (PRI IDLE ,					
		2.7	3.5	mA	+125°C	VDD = 5.0V	EC oscillator)					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

	PIC18LF2220/2320/4220/4320 (Industrial)		i rd Ope i ing temp			ss otherwise stated) Ā ≤ +85°C for industria	al				
	220/2320/4220/4320 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Тур	Typ Max Units Conditions								
	Supply Current (IDD) ^(2,3)										
	All devices	3.1	4.1	mA	-40°C						
		3.2	4.1	mA	+25°C	VDD = 4.2 V	_				
		3.3	4.1	mA	+85°C		Fosc = 40 MHz (PRI_IDLE mode,				
	All devices	4.4	5.1	mA	-40°C		EC oscillator)				
		4.6	5.1	mA	+25°C	VDD = 5.0V	(
		4.6	5.1	mA	+85°C						
	PIC18LF2X20/4X20	9	15	μA	-40°C						
		10	15	μA	+25°C	VDD = 2.0V					
		13	18	μA	+85°C						
	PIC18LF2X20/4X20	22	30	μA	-40°C		Fosc = 32 kHz ⁽⁴⁾				
		21	30	μA	+25°C	VDD = 3.0V	(SEC_RUN mode,				
		20	35	μA	+85°C		Timer1 as clock)				
	All devices	50	80	μA	-40°C						
		50	80	μA	+25°C	VDD = 5.0V					
		45	85	μΑ	+85°C						
	PIC18LF2X20/4X20	5.1	9	μA	-40°C						
		5.8	9	μA	+25°C	VDD = 2.0V					
		7.9	11	μA	+85°C						
	PIC18LF2X20/4X20	7.9	12	μΑ	-40°C		Fosc = 32 kHz ⁽⁴⁾				
		8.9	12	μA	+25°C	VDD = 3.0V	(SEC_IDLE mode,				
		10.5	14	μA	+85°C		Timer1 as clock)				
	All devices	13	20	μΑ	-40°C						
		16	20	μΑ	+25°C	VDD = 5.0V					
		18	25	μA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC18LF	2220/2320/4220/4320 strial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
	220/2320/4220/4320 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended											
Param No.	Device	Тур	Max	Units	ions								
Module Differential Currents (ΔΙWDT, ΔΙΒΟR, ΔΙLVD, ΔΙΟSCB, ΔΙΑD)													
D022	Watchdog Timer	1.5	3.8	μΑ	-40°C								
(∆IWDT)		2.2	3.8	μΑ	+25°C	VDD = 2.0V							
		2.7	4.0	μΑ	+85°C	VDD = 3.0V							
		2.3	4.6	μΑ	-40°C								
		2.7	4.6	μΑ	+25°C								
		3.1	4.8	μΑ	+85°C								
		3.0	10.0	μΑ	-40°C								
		3.3	10.0	μΑ	+25°C	VDD = 5.0V							
		3.9	10.0	μΑ	+85°C	VDD = 5.0V							
	Extended devices only	4.0	13.0	μΑ	+125°C								
D022A	Brown-out Reset	17	35.0	μΑ	-40°C to +85°C	VDD = 3.0V							
(Δ IBOR)		47	45.0	μΑ	-40°C to +85°C	VDD = 5.0V							
	Extended devices only	48	50.0	μΑ	-40°C to +125°C	VDD = 3.0V							
D022B	Low-Voltage Detect	14	25.0	μΑ	-40°C to +85°C	VDD = 2.0V							
$(\Delta ILVD)$		18	35.0	μΑ	-40°C to +85°C	VDD = 3.0V							
		21	45.0	μΑ	-40°C to +85°C	VDD = 5.0V							
	Extended devices only	24	50.0	μA	-40°C to +125°C	VDD = 0.0V							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

PIC18LF2 (Indust	220/2320/4220/4320 trial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	20/2320/4220/4320 trial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Device	Тур	Max	Units		Conditions						
D025	Timer1 Oscillator	2.1	2.2	μΑ	-40°C							
(Δ IOSCB)		1.8	2.2	μΑ	+25°C	VDD = 2.0V	32 kHz on Timer1 ⁽⁴⁾ 32 kHz on Timer1 ⁽⁴⁾					
		2.1	2.2	μΑ	+85°C							
		2.2	3.8	μΑ	-40°C							
		2.6	3.8	μΑ	+25°C	VDD = 3.0V						
		2.9	3.8	μΑ	+85°C							
		3.0	6.0	μΑ	-40°C							
		3.2	6.0	μΑ	+25°C	VDD = 5.0V	32 kHz on Timer1 ⁽⁴⁾					
		3.4	7.0	μΑ	+85°C							
D026	A/D Converter	1.0	2.0	μΑ	-40°C to +85°C	VDD = 2.0V						
(ΔIAD)		1.0	2.0	μΑ	-40°C to +85°C	VDD = 3.0V						
		1.0	2.0	μΑ	-40°C to +85°C	VDD = 5.0V	A/D on, not converting					
	Extended devices only	1.0	8.0	μΑ	-40°C to +125°C	VDD = 5.0V						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

26.3 DC Characteristics: PIC18F2220/2320/4220/4320 (Industrial) PIC18LF2220/2320/4220/4320 (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended				
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions	
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 4.5V	
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$	
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V		
D032		MCLR	Vss	0.2 Vdd	V		
D032A		OSC1 and T1OSI	Vss	0.2 Vdd	V	LP, XT, HS, HSPLL modes ⁽¹⁾	
D033		OSC1	Vss	0.2 Vdd	V	EC mode ⁽¹⁾	
	Viн	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 4.5V	
D040A			2.0	Vdd	V	$4.5V \le VDD \le 5.5V$	
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V		
D042		MCLR	0.8 Vdd	Vdd	V		
D042A		OSC1 and T1OSI	1.6	Vdd	V	LP, XT, HS, HSPLL modes ⁽¹⁾	
D043		OSC1	0.8 Vdd	Vdd	V	EC mode ⁽¹⁾	
	lı∟	Input Leakage Current ^(2,3)					
D060		I/O ports	—	±0.2	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance	
D061		MCLR, RA4	—	±1.0	μA	$Vss \leq VPIN \leq VDD$	
D063		OSC1	—	±1.0	μA	$Vss \leq VPIN \leq VDD$	
	IPU	Weak Pull-up Current					
D070	IPURB	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS	

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

26.3 DC Characteristics: PIC18F2220/2320/4220/4320 (Industrial) PIC18LF2220/2320/4220/4320 (Industrial) (Continued)

DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
	Vol	Output Low Voltage					
D080		I/O ports	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C	
D080A			—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C	
D083		OSC2/CLKO (RC mode)	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C	
D083A			—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	
	Vон	Output High Voltage ⁽³⁾					
D090		I/O ports	VDD - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С	
D090A			VDD - 0.7	—	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C	
D092		OSC2/CLKO (RC mode)	VDD - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С	
D092A			Vdd - 0.7	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С	
D150	Vod	Open-Drain High Voltage	—	8.5	V	RA4 pin	
		Capacitive Loading Specs on Output Pins					
D100 ⁽⁴⁾	Cosc2	OSC2 pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC Timing Specifications	
D102	Св	SCL, SDA	_	400	pF	In I ² C mode	

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

DC Characteristics			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature } -40^{\circ}\mbox{C} \leq \mbox{Ta} \leq +85^{\circ}\mbox{C for industrial} \\ -40^{\circ}\mbox{C} \leq \mbox{Ta} \leq +125^{\circ}\mbox{C for extended} \end{array}$				
Param No.	Sym	Characteristic	Min Typ† Max Units Conditions				Conditions
		Internal Program Memory Programming Specifications					
D110	Vpp	Voltage on MCLR/VPP pin	9.00	—	13.25	V	(Note 2)
D112	IPP	Current into MCLR/VPP pin	_	—	300	μΑ	
D113	IDDP	Supply Current during Programming	—	—	1.0	mA	
		Data EEPROM Memory					
D120	ED	Byte Endurance	100K 10K	1M 100K	_	E/W E/W	-40°C to +85°C -40°C to +125°C
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time	—	4		ms	
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M 100K	10M 1M	_	E/W E/W	-40°C to +85°C -40°C to +125°C
		Program Flash Memory					
D130	Eр	Cell Endurance	10K 1K	100K 10K	_	E/W E/W	-40°C to +85°C -40°C to +125°C
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP port
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port
D132B	Vpew	VDD for Self-timed Write	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D133	TIE	ICSP Block Erase Cycle Time	_	4	—	ms	VDD > 4.5V
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	—	_	ms	VDD > 4.5V
D133A	Tiw	Self-timed Write Cycle Time	—	2	—	ms	
D134	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated

TABLE 26-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

2: Required only if Low-Voltage Programming is disabled.

Operating	Operating Conditions: $3.0V < VDD < 5.5V$, $-40^{\circ}C < TA < +125^{\circ}C$, unless otherwise stated.							
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments	
D300	VIOFF	Input Offset Voltage		± 5.0	± 10	mV		
D301	VICM	Input Common Mode Voltage*	0	—	Vdd - 1.5	V		
D302	CMRR	Common Mode Rejection Ratio*	55	—	—	dB		
300 300A	Tresp	Response Time ^{(1)*}	—	150	400 600	ns ns	PIC18FXX20 PIC18LFXX20	
301	Тмс2о∨	Comparator Mode Change to Output Valid*		_	10	μs		

TABLE 26-2: COMPARATOR SPECIFICATIONS

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 26-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +125°C, unless otherwise stated.							
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments
D310	VRES	Resolution	Vdd/24	—	Vdd/32	LSb	
D311	VRAA	Absolute Accuracy	_	_	1/2	LSb	Low Range (VRR = 1)
			—	—	1/2	LSb	High Range (VRR = 0)
D312	VRur	Unit Resistor Value (R)*	—	2k	—	Ω	
310	TSET	Settling Time ^{(1)*}	—	_	10	μs	

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

FIGURE 26-4: LOW-VOLTAGE DETECT CHARACTERISTICS




TABLE 26-4: LOW-VOLTAGE DETECT CHARACTERISTICS

PIC18LF2220/2320/4220/4320 (Industrial)					Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
PIC18F2220/2320/4220/4320 (Industrial, Extended)				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	N Characteristic Min Typ† Max Units					Conditions		
D420		LVD Voltage on VDD Trans	sition High to Low	Industria	al			·	
		PIC18LF2X20/4X20	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0010	2.15	2.26	2.37	V		
			LVDL<3:0> = 0011	2.33	2.45	2.58	V		
			LVDL<3:0> = 0100	2.43	2.55	2.68	V		
			LVDL<3:0> = 0101	2.63	2.77	2.91	V		
			LVDL<3:0> = 0110	2.73	2.87	3.01	V		
			LVDL<3:0> = 0111	2.91	3.07	3.22	V		
			LVDL<3:0> = 1000	3.20	3.36	3.53	V		
			LVDL<3:0> = 1001	3.39	3.57	3.75	V		
			LVDL<3:0> = 1010	3.49	3.67	3.85	V		
			LVDL<3:0> = 1011	3.68	3.87	4.07	V		
			LVDL<3:0> = 1100	3.87	4.07	4.28	V		
			LVDL<3:0> = 1101	4.06	4.28	4.49	V		
			LVDL<3:0> = 1110	4.37	4.60	4.82	V		
D420		LVD Voltage on VDD Trans	sition High to Low	Industria	al				
		PIC18F2X20/4X20	LVDL<3:0> = 1011	3.68	3.87	4.07	V		
			LVDL<3:0> = 1100	3.87	4.07	4.28	V		
			LVDL<3:0> = 1101	4.06	4.28	4.49	V		
			LVDL<3:0> = 1110	4.37	4.60	4.82	V		
D420E		LVD Voltage on VDD Trans	sition High to Low	Extende	d				
		PIC18F2X20/4X20	LVDL<3:0> = 1011	3.48	3.87	4.25	V		
			LVDL<3:0> = 1100	3.66	4.07	4.48	V		
			LVDL<3:0> = 1101	3.85	4.28	4.70	V		
			LVDL<3:0> = 1110	4.14	4.60	5.05	V		

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

26.4 AC (Timing) Characteristics

26.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3	3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

26.4.2 TIMING CONDITIONS


The temperature and voltages specified in Table 26-5 apply to all timing specifications unless otherwise noted. Figure 26-5 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXX20" and "PIC18LFXX20" are used throughout this section to refer to the PIC18F2220/2320/4220/4320 and PIC18LF2220/2320/4220/4320 families of devices specifically and only those devices.

TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	$-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 26.1 and						
	Section 26.3.						
	LF parts operate up to industrial temperatures only.						

FIGURE 26-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC, ECIO (industrial)
			DC	25	MHz	EC, ECIO (extended)
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC osc
			0.1	1	MHz	XT osc
			4	25	MHz	HS osc
			4	10	MHz	HS + PLL osc (industrial)
			4	6.25	MHz	HS + PLL osc (extended)
			5	33	kHz	LP Osc mode
1	Tosc	External CLKI Period ⁽¹⁾	25	_	ns	EC, ECIO (industrial)
			40	_	ns	EC, ECIO (extended)
		Oscillator Period ⁽¹⁾	250	_	ns	RC osc
			1	_	μs	XT osc
			40	250	ns	HS osc
			100	250	ns	HS + PLL osc (industrial)
			160	250	ns	HS + PLL osc (extended)
			30	—	μs	LP osc
2	Тсү	Instruction Cycle Time ⁽¹⁾	100	—	ns	Tcy = 4/Fosc (industrial)
_			160		ns	TCY = 4/FOSC (extended)
3	TosL, TosH	External Clock in (OSC1)	30	—	ns	XT osc
	IOSH	High or Low Time	2.5	—	μs	LP osc
			10	—	ns	HS osc
4	TosR,	External Clock in (OSC1)		20	ns	XT osc
	TosF	Rise or Fall Time	—	50	ns	LP osc
			_	7.5	ns	HS osc

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	—	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	_	40	MHz	HS mode only
F12	t _{PLL}	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13	ΔCLK	CLKO Stability (Jitter)	-2	_	+2	%	

TABLE 26-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 26-8:INTERNAL RC ACCURACY: PIC18F2220/2320/4220/4320 (Industrial)PIC18LF2220/2320/4220/4320 (Industrial, Extended)

	F1220/1320 ustrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F1220/1320 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Device	Min	Тур	Max	Units		Conditions			
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz ⁽¹⁾									
F14	PIC18LF2220/2320/4220/4320	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V			
F15		-5	_	5	%	-10°C to +85°C	VDD = 2.7-3.3V			
F16		-10	_	10	%	-40°C to +85°C	VDD = 2.7-3.3V			
F17	PIC18F2220/2320/4220/4320	-2	+/-1	2	%	+25°C	VDD = 4.5-5.5V			
F18		-5	_	5	%	-10°C to +85°C	VDD = 4.5-5.5V			
F19		-10	_	10	%	-40°C to +85°C	VDD = 4.5-5.5V			
	INTRC Accuracy @ Freq = 31 P	(Hz ⁽²⁾								
F20	PIC18LF2220/2320/4220/4320	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V			
F21	PIC18F2220/2320/4220/4320	26.562	_	35.938	kHz	-40°C to +85°C VDD = 4.5-5.5V				

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

3: Change of INTRC frequency as VDD changes.




TABLE 26-9: 0	CLKO AND I/O TIMING REQUIREMENTS
---------------	----------------------------------

Param No.	Symbol	Characterist	Characteristic		Тур	Max	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO $↓$	—	75	200	ns	(1)	
11	TosH2ckH	OSC1 ↑ to CLKO ↑		—	75	200	ns	(1)
12	ТскR	CLKO Rise Time		—	35	100	ns	(1)
13	ТскF	CLKO Fall Time		—	35	100	ns	(1)
14	TCKL2IOV	CLKO \downarrow to Port Out Valid		—	_	0.5 Tcy + 20	ns	(1)
15	ТюV2скН	Port In Valid before CLKO	0.25 TCY + 25		—	ns	(1)	
16	TckH2iol	Port In Hold after CLKO ↑		0	_	—	ns	(1)
17	TosH2IoV	OSC1 [↑] (Q1 cycle) to Port (Out Valid	—	50	150	ns	
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port	PIC18 F XX20	100		—	ns	
18A		Input Invalid (I/O in hold time)	PIC18 LF XX20	200	—	—	ns	
19	TIOV20sH	Port Input Valid to OSC1 [↑] (I	/O in setup time)	0		—	ns	
20	TIOR	Port Output Rise Time	PIC18FXX20	—	10	25	ns	
20A			PIC18LFXX20	—	_	60	ns	
21	TIOF	Port Output Fall Time	PIC18 F XX20	—	10	25	ns	
21A			PIC18 LF XX20	—		60	ns	

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




FIGURE 26-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 26-9: BROWN-OUT RESET TIMING




TABLE 26-10:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2	_	_	μs	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	3.48	4.00	4.71	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	57.0	65.5	77.2	ms	
34	TIOZ	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	2	_	μs	
35	TBOR	Brown-out Reset Pulse Width	200		_	μs	$VDD \le BVDD$ (see D005)
36	TIVRST	Time for Internal Reference Voltage to become stable	—	20	50	μs	
37	Tlvd	Low-Voltage Detect Pulse Width	200	_	—	μs	$VDD \leq VLVD$






TABLE 26-11:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
--------------	---

Param No.	Symbol		Characteristi	c	Min	Max	Units	Conditions
40	T⊤0H	T0CKI High	n Pulse Width	No prescaler	0.5 TCY + 20	—	ns	
				With prescaler	10	—	ns	
41	T⊤0L	T0CKI Low	Pulse Width	No prescaler	0.5 TCY + 20	_	ns	
				With prescaler	10	—	ns	
42	TT0P	T0CKI Peri	od	No prescaler	Tcy + 10	—	ns	
				With prescaler	Greater of: 20 ns or <u>TcY + 40</u> N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	⊤1H T1CKI High Time	Synchronous, no	prescaler	0.5 TCY + 20	—	ns	
				PIC18FXX20	10	—	ns	
				PIC18LFXX20	25	_	ns	
			Asynchronous	PIC18FXX20	30	—	ns	
				PIC18LFXX20	50	—	ns	
46	T⊤1L	Low Time Synchronous	Synchronous, no	prescaler	0.5 TCY + 5	—	ns	
			Synchronous,	PIC18FXX20	10	—	ns	
			with prescaler	PIC18LFXX20	25	—	ns	
			Asynchronous	PIC18 F XX20	30	—	ns	
				PIC18LFXX20	50	—	ns	
47	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 20 ns or <u>TcY + 40</u> N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	ns	
	FT1	T1CKI Osc	illator Input Freque	ency Range	DC	50	kHz	
48	TCKE2TMRI	Delay from Timer Incre	External T1CKI C ment	lock Edge to	2 Tosc	7 Tosc	—	

FIGURE 26-11: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)




TABLE 26-12: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	CI	Characteristic		Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescal	er	0.5 Tcy + 20		ns	
		Time	With	PIC18 F XX20	10		ns	
			prescaler	PIC18 LF XX20	20	_	ns	
51	ТссН	CH CCPx Input High Time	No prescaler		0.5 Tcy + 20	—	ns	
			With	PIC18 F XX20	10	_	ns	
			prescaler	PIC18 LF XX20	20	_	ns	
52	TCCP	CCPx Input Period			<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1,4 or 16)
53	TccR	CCPx Output Fall	Time	PIC18FXX20	—	25	ns	
				PIC18 LF XX20	—	45	ns	
54	TccF	CCPx Output Fall Time		PIC18 F XX20	—	25	ns	
				PIC18 LF XX20		45	ns	






TABLE 26-13: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4X20)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
62	TdtV2wrH	Data in valid before $\overline{WR} \uparrow or \overline{CS} \uparrow$ (setup time)		20	—	ns	
63	TwrH2dtI	\overline{WR} \uparrow or \overline{CS} \uparrow to data–in invalid	PIC18FXX20	20	_	ns	
		(hold time)	PIC18 LF XX20	35	_	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid	d	_	80	ns	
65	TrdH2dtI	\overline{RD} \uparrow or \overline{CS} \downarrow to data-out invalid	d	10	30	ns	
66	TibfINH	Inhibit of the IBF flag bit being c $\overline{\rm WR}\uparrow$ or $\overline{\rm CS}\uparrow$	Inhibit of the IBF flag bit being cleared from		3 TCY		




FIGURE 26-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 26-14:	EXAMPLE SPI MODE REQUIREMENTS	(MASTER MODE, CKE = 0)
--------------	--------------------------------------	------------------------

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	—	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input	100	_	ns		
73A	Тв2в	Last Clock Edge of Byte 1 to th of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100	_	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX20		25	ns	
			PIC18 LF XX20		45	ns	
76	TDOF	SDO Data Output Fall Time	÷	—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX20		25	ns	
		(Master mode)	PIC18 LF XX20		45	ns	
79	TscF	SCK Output Fall Time (Master	mode)	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXX20		50	ns	
	TscL2doV	SCK Edge	PIC18 LF XX20		100	ns	

Note 1: Requires the use of Parameter # 73A.





FIGURE 26-14: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 26-15: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	ic	Min	Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 TCY + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		100		ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX20	—	25	ns	
			PIC18LFXX20		45	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX20	—	25	ns	
		(Master mode)	PIC18 LF XX20		45	ns	
79	TscF	SCK Output Fall Time (Maste	r mode)		25	ns	
80	TscH2doV,	SDO Data Output Valid after	SDO Data Output Valid after PIC18FXX20		50	ns	
	TscL2doV	SCK Edge			100	ns	
81	TDOV2SCH, TDOV2SCL	SDO Data Output Setup to SCK Edge		Тсү	—	ns	

Note 1: Requires the use of Parameter # 73A.



Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	—	ns	
71	TscH	SCK Input High Time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
71A			Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time (Slave mode)	Continuous	1.25 Tcy + 30		ns	
72A			Single Byte	40		ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SCK Ec	100	_	ns		
73A	Тв2в	Last Clock Edge of Byte 1 to the First Cloc	k Edge of Byte 2	1.5 Tcy + 40		ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK Edg	je	100		ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX20	_	25	ns	
			PIC18LFXX20		45	ns	
76	TDOF	SDO Data Output Fall Time	·		25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	PIC18FXX20		25	ns	
			PIC18LFXX20		45	ns	
79	TscF	SCK Output Fall Time (Master mode)	CK Output Fall Time (Master mode)		25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK Edge	ata Output Valid after SCK Edge PIC18 F XX20		50	ns	
	TscL2DoV		PIC18LFXX20		100	ns	
83	TscH2ssH, TscL2ssH	SS	·	1.5 Tcy + 40	—	ns	

Note 1: Requires the use of Parameter # 73A.





TABLE 26-17: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SS}}\downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	—	ns	
71	TscH	SCK Input High Time	Continuous	1.25 TCY + 30	—	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCI	Hold Time of SDI Data Input to SCK Edge			ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX20		25	ns	
			PIC18LFXX20		45	ns	
76	TDOF	SDO Data Output Fall Time			25	ns	
77	TssH2doZ	SS↑ to SDO Output High-Impedan	ce	10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXX20		25	ns	
		(Master mode)	PIC18LFXX20		45	ns	
79	TscF	SCK Output Fall Time (Master mod	e)		25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXX20		50	ns	
	TscL2doV	Edge	PIC18LFXX20		100	ns	
82	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow$	PIC18FXX20	—	50	ns	
		Edge	PIC18 LF XX20	_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	·	1.5 Tcy + 40	—	ns	

Note 1: Requires the use of Parameter # 73A.







TABLE 26-18:	I ² C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)
--------------	--

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	Start condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_		Start condition
91	THD:STA	Start condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold time	400 kHz mode	600	_		clock pulse is generated
92	Tsu:sto	Stop condition	100 kHz mode	4700	_	ns	
		Setup time	400 kHz mode	600	_	1	
93	THD:STO	Stop condition	100 kHz mode	4000	_	ns	
		Hold time	400 kHz mode	600			

FIGURE 26-18: I²C BUS DATA TIMING



Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
100	Thigh	Clock High Time	100 kHz mode	4.0		μs	PIC18FXX20 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	PIC18FXX20 must operate at a minimum of 10 MHz
			SSP module	1.5 TCY	_		
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	μs	PIC18FXX20 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μs	PIC18FXX20 must operate at a minimum of 10 MHz
			SSP module	1.5 TCY	_		
102	Tr	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup	100 kHz mode	4.7	_	μs	Only relevant for Repeated
		Time	400 kHz mode	0.6	_	μs	Start condition
91	THD:STA	Start Condition Hold	100 kHz mode	4.0		μs	After this period, the first clock pulse is
		Time	400 kHz mode	0.6	_	μs	generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup	100 kHz mode	250		ns	(Note 2)
		Time	400 kHz mode	100		ns	
92	Tsu:sto	Stop Condition Setup	100 kHz mode	4.7		μs	
		Time	400 kHz mode	0.6		μs	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free before a
			400 kHz mode	1.3		μs	new transmission can start
D102	Св	Bus Capacitive Loadir	ng	_	400	pF	

TABLE 26-19: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A fast mode I²C bus device can be used in a standard mode I²C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I²C bus specification), before the SCL line is released.





FIGURE 26-19: MASTER SSP I²C BUS START/STOP BITS TIMING WAVEFORMS

TABLE 26-20:	MASTER SSP I ² C BUS START/STOP BITS REQUIREMENTS
--------------	--

Param. No.	Symbol	Charao	cteristic	Min	Max	Units	Conditions
90	TSU:STA	Start condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start condition
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
91	THD:STA	Start condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the first
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)			clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
92	Tsu:sto	Stop condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	—		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	1	

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

FIGURE 26-20: MASTER SSP I²C BUS DATA TIMING



Param. No.	Symbol	Characte	eristic	Min	Мах	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)		ms	
			400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
103	TF	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	100	ns	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Repeated Start condition
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	After this period, the first
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	
106	THD:DAT	Data Input	100 kHz mode	0		ns	
		Hold Time	400 kHz mode	0	0.9	ms	
			1 MHz mode ⁽¹⁾	TBD		ns	
107	TSU:DAT	Data Input	100 kHz mode	250		ns	(Note 2)
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽¹⁾	TBD		ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	
		Clock	400 kHz mode	—	1000	ns	
			1 MHz mode ⁽¹⁾	_	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be free
			400 kHz mode	1.3	_	ms	before a new transmission
			1 MHz mode ⁽¹⁾	TBD	_	ms	can start
D102	Св	Bus Capacitive Loa	ding	—	400	pF	

TABLE 26-21: N	MASTER SSP I ² C BUS DATA REQUIREMENTS
----------------	---

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

2: A fast mode I²C bus device can be used in a standard mode I²C bus system, but parameter #107 ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.




TABLE 26-22: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Мах	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER & SLAVE)					
		Clock High to Data Out Valid	PIC18FXX20	—	40	ns	
			PIC18LFXX20		100	ns	
121	TCKRF	Clock Out Rise Time and Fall Time	PIC18FXX20		20	ns	
	(Master mode)	PIC18LFXX20		50	ns		
122	TDTRF	Data Out Rise Time and Fall Time	PIC18FXX20	_	20	ns	
			PIC18 LF XX20	_	50	ns	

FIGURE 26-22: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 26-23: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125		<u>SYNC RCV (MASTER & SLAVE)</u> Data Hold before CK ↓ (DT hold time)	10	_	ns	
126	TCKL2DTL	Data Hold after CK \downarrow (DT hold time)	15	_	ns	


TABLE 26-24: A/D CONVERTER CHARACTERISTICS: PIC18F2220/2320/4220/4320 (INDUSTRIAL) PIC18F2220/2320/4220/4320 (EXTENDED) PIC18LF2220/2320/4220/4320 (INDUSTRIAL)

Param No.	Symbol	Charac	teristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution		—	_	10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity Error		—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linearity Error		—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A06	EOFF	Offset Error		—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error		—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A10	_	Monotonicity		guaranteed ⁽²⁾			_	
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)		3	_	AVDD – AVSS	V	For 10-bit resolution
A21	Vrefh	Reference Voltage High		AVss + 3.0V	_	AVDD + 0.3V	V	For 10-bit resolution
A22	Vrefl	Reference Voltage Low		AVss-0.3V	_	AVDD - 3.0V	V	For 10-bit resolution
A25	VAIN	Analog Input Voltage		Vrefl	_	Vrefh	V	
A28	AVdd	Analog Supply Voltage		Vdd - 0.3	_	VDD + 0.3	V	Tie to VDD
A29	AVss	Analog Supply Voltage		Vss - 0.3	_	Vss + 0.3	V	Tie to Vss
A30	ZAIN	Recommended Impedance of Analog Voltage Source		—	_	2.5 ⁽⁴⁾	kΩ	
A40	IAD	·	PIC18FXX20	—		180 ⁽⁵⁾	μΑ	Average current during
			PIC18LFXX20	_		90 ⁽⁵⁾	μA	conversion ⁽¹⁾
A50	IREF	VREF Input Current ⁽³⁾		—	_	±5 ⁽⁵⁾ ±150 ⁽⁵⁾	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

- 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
- **3:** VREFH current is from RA3/AN3/VREF+ pin or AVDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or AVss, whichever is selected as the VREFL source.
- 4: Assume quiet environment. If adjacent pins have high-frequency signals (analog or digital), ZAIN may need to be reduced to as low as 1 k Ω to fight crosstalk effects.
- 5: For guidance only.





Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
130	Tad	A/D Clock Period	PIC18FXX20	1.6	20 (2)	μs	Tosc based, VREF \geq 3.0V
			PIC18LFXX20	3.0	20 (2)	μs	Tosc based, VREF full range
			PIC18 F XX20	2.0	6.0	μs	A/D RC mode
			PIC18 LF XX20	3.0	9.0	μs	A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) ⁽¹⁾		11	12	Tad	


Note 1: ADRES register may be read on the following TCY cycle.


2: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.














FIGURE 27-3: MAXIMUM IDD vs. Fosc OVER VDD PRI_RUN, EC MODE, -40°C TO +125°C



















FIGURE 27-7: MAXIMUM IDD vs. Fosc OVER VDD PRI_RUN, EC MODE, -40°C TO +125°C



















FIGURE 27-11: TYPICAL IDD vs. Fosc OVER VDD PRI_IDLE, EC MODE, +25°C














FIGURE 27-15: TYPICAL IPD vs. VDD (+25°C), 125 kHz TO 8 MHz RC_RUN MODE, ALL PERIPHERALS DISABLED






FIGURE 27-16: MAXIMUM IPD vs. VDD (-40°C TO +125°C), 125 kHz TO 8 MHz RC_RUN, ALL PERIPHERALS DISABLED









FIGURE 27-18: TYPICAL IPD vs. VDD (+25°C), 125 kHz TO 8 MHz RC_IDLE MODE, ALL PERIPHERALS DISABLED









FIGURE 27-20: TYPICAL AND MAXIMUM IPD vs. VDD (-40°C TO +125°C), 31.25 kHz RC_IDLE, ALL PERIPHERALS DISABLED









FIGURE 27-22: IPD SEC_IDLE, -10°C TO +70°C 32.768 kHz 2 X 22 pF, ALL PERIPHERALS DISABLED







FIGURE 27-23: TOTAL IPD, -40°C TO +125°C SLEEP MODE, ALL PERIPHERALS DISABLED





DS39599F-page 352





FIGURE 27-26: VOL vs. IOL OVER TEMPERATURE (-40°C TO +125°C), VDD = 3.0V









FIGURE 27-27: Vol vs. IoL OVER TEMPERATURE (-40°C TO +125°C), VDD = 5.0V

FIGURE 27-28: \triangle IPD TIMER1 OSCILLATOR, -10°C TO +70°C SLEEP MODE, TMR1 COUNTER DISABLED


















FIGURE 27-31: △IPD LVD vs. VDD SLEEP MODE, LVD = 2.00V-2.12V

FIGURE 27-32: △IPD BOR vs. VDD, -40°C TO +125°C SLEEP MODE, BOR ENABLED AT 2.00V-2.16V







FIGURE 27-34: AVERAGE Fosc vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 20 pF, TEMPERATURE = $+25^{\circ}$ C



© 2007 Microchip Technology Inc.







FIGURE 27-36: AVERAGE FOSC vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 300 pF, TEMPERATURE = +25°C



28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP

28-Lead SOIC




Example



Example



40-Lead PDIP



	PIC18F2320-E/SO (63)
0	


Example




Legend	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available of or customer-specific information.

Package Marking Information (Continued)

44-Lead TQFP



Example



Example



44-Lead QFN




28.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP or PJ) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits		NOM	MAX
Number of Pins	N		28	•
Pitch	e		.100 BSC	
Top to Seating Plane	A	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430


Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


28-Lead Plastic Small Outline (SO or OI) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		MILLIMETERS	;
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	_
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	_	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Foot Angle Top	¢	0°	_	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5° – 15°		
Mold Draft Angle Bottom	β	5°	_	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

40-Lead Plastic Dual In-Line (P or PL) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		40	
Pitch	e		.100 BSC	
Top to Seating Plane	A	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eB	-	-	.700

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
	Dimension Limits		NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	¢	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11° 12° 13°		
Mold Draft Angle Bottom	β	11° 12° 13°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-076B

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS	5
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20 – –		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (June 2002)

Original data sheet for PIC18F2X20/4X20 devices.

Revision B (October 2002)

This revision includes major changes to Section 2.0 "Oscillator Configurations" and Section 3.0 "Power-Managed Modes", updates to the Electrical Specifications in Section 26.0 "Electrical Characteristics" and minor corrections to the data sheet text.

Revision C (October 2003)

This revision includes updates to the Electrical Specifications in Section 26.0 "Electrical Characteristics" and to the DC Characteristics Graphs and Charts in Section 27.0 "DC and AC Characteristics Graphs and Tables" and minor corrections to the data sheet text.

Revision D (October 2006)

This revision includes updates to the packaging diagrams.

Revision E (January 2007)

This revision includes updates to the packaging diagrams.

TABLE B-1:DEVICE DIFFERENCES

Features	PIC18F2220	PIC18F2320	PIC18F4220	PIC18F4320
Program Memory (Bytes)	4096	8192	4096	8192
Program Memory (Instructions)	2048	4096	2048	4096
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/ PWM Modules	0	0	1	1
Parallel Communications (PSP)	No	No	Yes	Yes
10-bit Analog-to-Digital Module	10 input channels	10 input channels	13 input channels	13 input channels
Packages	28-pin SPDIP 28-pin SOIC	28-pin SPDIP 28-pin SOIC	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN

Revision F (February 2007)

This revision includes updates to the packaging diagrams.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442."* The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration."* This Application Note is available as Literature Number DS00726.

NOTES:

INDEX

Α	
A/D	211
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	211
ADRESH Register	211, 214
ADRESL Register	211
Analog Port Pins, Configuring	218
Associated Registers	
Automatic Acquisition Time	217
Calculating the Minimum Required	
Acquisition Time	
Configuring the Module	
Conversion Clock (Tad)	
Conversion Status (GO/DONE Bit)	
Conversions	
Converter Characteristics	
Operation in Power-Managed Modes	
Special Event Trigger (CCP)	
Use of the CCP2 Trigger	
Vref+ and Vref- References	
Absolute Maximum Ratings	
AC (Timing) Characteristics Load Conditions for Device	
Timing Specifications	300
Parameter Symbology	
Temperature and Voltage Specifications	322
Timing Conditions	
Access Bank	
ACKSTAT Status Flag	
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	
ADCON2 Register	
ADDLW	261
Addressable Universal Synchronous Asynchronous	
Receiver Transmitter. See USART	
ADDWF	261
ADDWFC	262
ADRESH Register	211
ADRESL Register	211, 214
Analog-to-Digital Converter. See A/D.	
ANDLW	
ANDWF	263
Assembler	
MPASM Assembler	300
В	
Bank Select Register (BSR)	
Baud Rate Generator	

Baud Rate Generator	
BC	
BCF	
BF Status Flag	
Block Diagrams	
A/D	
Analog Input Model	
Baud Rate Generator	
Capture Mode Operation	
Comparator I/O Operating Modes	
Comparator Output	
Comparator Voltage Reference	228

Compare Mode Operation	136
External Power-on Reset Circuit	
(Slow VDD Power-up)	44
Fail-Safe Clock Monitor	
Generic I/O Port Operation	101
Interrupt Logic	
Low-Voltage Detect (LVD)	232
Low-Voltage Detect (LVD) with	
External Input	222
MCLR/Vpp/RE3 Pin	
MSSP (I ² C Master Mode)	179
MSSP (I ² C Mode)	
MSSP (SPI Mode)	
On-Chip Reset Circuit	43
PIC18F2220/2320	
PIC18F4220/4320	10
PLL	
PORTC (Peripheral Output Override)	
PORTD and PORTE (Parallel Slave Port)	114
PWM (Enhanced)	143
PWM (Standard)	
RA3:RA0 and RA5 Pins	102
RA4/T0CKI Pin	102
RA6 Pin	
RA7 Pin	102
RB2:RB0 Pins	105
RB3/CCP2 Pin	
RB4 Pin	105
RB7:RB5 Pins	104
RD4:RD0 Pins	
RD7:RD5 Pins	
RE2:RE0 Pins	111
Reads from Flash Program Memory	
System Clock	25
Table Read Operation	
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-bit Mode	118
Timer0 in 8-bit Mode	
Timer1	122
Timer1 (16-bit Read/Write Mode)	122
Timer2	
Timer3	
Timer3 (16-bit Read/Write Mode)	130
USART Receive	
USART Transmit	202
Watchdog Timer	245
BN	
BNC	265
BNN	265
BNOV	
-	
BNZ	266
BOR. See Brown-out Reset.	
BOV	260
BRA	267
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)	44 237
BSF	
BTFSC	268
BTFSS	
BTG	
BZ	270

С

C Compilers	
MPLAB C18	
MPLAB C30	
CALL	-
Capture (CCP Module)	
Associated Registers	
CCP Pin Configuration	
CCPR1H:CCPR1L Registers Software Interrupt	
Timer1/Timer3 Mode Selection	135 135
Capture (ECCP Module)	
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture.	
CCP1	
CCPR1H Register	
CCPR1L Register	
CCP2	
CCPR2H Register	
CCPR2L Register	134
Compare Mode. See Compare.	
Interaction of Two CCP Modules	
PWM Mode. See PWM.	
Timer Resources	
Clock Sources	
Selection Using OSCCON Register	
Clocking Scheme/Instruction Cycle	
CLRF	
CLRWDT	
Code Examples	96
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine 8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Changing Between Capture Prescalers	
Computed GOTO Using an Offset Value	
Data EEPROM Read	
Data EEPROM Refresh Routine	
Data EEPROM Write	
Erasing a Flash Program Memory Row	
Fast Register Stack	
How to Clear RAM (Bank 1) Using	
Indirect Addressing	66
Implementing a Real-Time Clock Using	
a Timer1 Interrupt Service	
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	
Loading the SSPBUF (SSPSR) Register	
Reading a Flash Program Memory Word Saving Status, WREG and BSR	
Registers in RAM	00
Writing to Flash Program Memory	
Code Protection	
COMF	
Comparator	
Analog Input Connection Considerations	
Associated Registers	
Configuration	
Effects of a Reset	
Interrupts	
Operation	
Operation in Power-Managed Modes	225

Outputs	223
Reference	223
Response Time	223
Comparator Specifications	319
Comparator Voltage Reference	227
Accuracy and Error	228
Associated Registers	229
Configuring	
Connection Considerations	228
Effects of a Reset	228
Operation in Power-Managed Modes	228
Compare (CCP Module)	136
Associated Registers	137
CCP Pin Configuration	136
CCPR1 Register	
Software Interrupt	136
Special Event Trigger	136, 220
Timer1/Timer3 Mode Selection	136
Compare (ECCP Mode)	
Computed GOTO	59
Configuration Bits	
Configuration Register Protection	
Context Saving During Interrupts	99
Control Registers	
EECON1 and EECON2	
Conversion Considerations	
CPFSEQ	
CPFSGT	273
CPFSLT	
Crystal Oscillator/Ceramic Resonator	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	380
П	

υ

Data EEPROM Code Protection	254
Data EEPROM Memory	
Associated Registers	84
EEADR Register	
EECON1 and EECON2 Registers	
Operation During Code-Protect	
Protection Against Spurious Write	
Reading	83
Using	84
Write Verify	83
Writing	83
Data Memory	59
General Purpose Registers	59
Map for PIC18F2X20/4X20	60
Special Function Registers	61
DAW	
DC and AC Characteristics	
Graphs and Tables	341
DC Characteristics	316
Power-Down and Supply Current	307
Supply Voltage	306
DCFSNZ	275
DECF	274
DECFSZ	275
Development Support	299
Device Differences	367
Device Overview	7
Features (table)	
New Core Features	7
Other Special Features	7
Direct Addressing	67

Е

ECCP	141
Auto-Shutdown	149
and Automatic Restart	151
Capture and Compare Modes	142
Outputs	
Standard PWM Mode	142
Start-up Considerations	151
Effects of Power-Managed Modes on	
Various Clock Sources	27
Electrical Characteristics	303
Enhanced Capture/Compare/PWM (ECCP)	141
Capture Mode. See Capture (ECCP Module).	
PWM Mode. See PWM (ECCP Module).	
Enhanced CCP Auto-Shutdown	149
Enhanced PWM Mode. See PWM	
(ECCP Module).	143
Equations	
16 x 16 Signed Multiplication Algorithm	86
16 x 16 Unsigned Multiplication	
Algorithm	86
A/D Acquisition Time	216
A/D Minimum Holding Capacitor	216
Errata	
External Clock Input	
•	

F

Fail-Safe Clock Monitor	237, 248
Interrupts in Power-	
Managed Modes	
POR or Wake from Sleep	
WDT During Oscillator Failure	
Fast Register Stack	
Firmware Instructions	
Flash Program Memory	71
Associated Registers	79
Control Registers	72
Erase Sequence	76
Erasing	76
Operation During Code-Protect	79
Reading	75
TABLAT Register	74
Table Pointer	74
Boundaries Based on Operation	74
Table Pointer Boundaries	74
Table Reads and Table Writes	71
Unexpected Termination of Write	
Operation	79
Write Verify	
Writing to	77
ESCM. See Fail-Safe Clock Monitor.	

G

GOTO	
н	
Hardware Multiplier	85
Introduction	
Operation	85
Performance Comparison	
HSPLL	20

I

I/O Ports 101 I ² C Mode ACK Pulse 168, 169 Acknowledge Sequence Timing 188 Baud Rate Generator 181 Bus Collision During a Repeated 181 Start Condition 192 Bus Collision During a Stop Condition 193 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode (Reception, 7-bit Address) 187 Master Mode Repeated Start Condition Timing Master Mode Reception 183 Master Mode Start Condition Timing 184 Master Mode Start Condition Timing 183 Master Mode Communication, Bus Collision 189 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation in Power-Managed Mode 189 Operation in Power-Managed Mode 189 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 168		
ACK Pulse 168, 169 Acknowledge Sequence Timing 188 Baud Rate Generator 181 Bus Collision During a Repeated 192 Start Condition 192 Bus Collision During a Start Condition 193 Clock Arbitration 182 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode (Reception, 7-bit Address) 187 Master Mode Repeated Start 180 Condition Timing 184 Master Mode Repeated Start 183 Master Mode Repeated Start 189 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation in Power-Managed Mode 189 Operation in Power-Managed Mode 189 Operation in Power-Managed Mode 189 Reception 168 Reception 168 Reception 168 Reception 169 Reception	1/O Ports)1
ACK Pulse 168, 169 Acknowledge Sequence Timing 188 Baud Rate Generator 181 Bus Collision During a Repeated 192 Start Condition 192 Bus Collision During a Start Condition 193 Clock Arbitration 182 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode (Reception, 7-bit Address) 187 Master Mode Repeated Start 180 Condition Timing 184 Master Mode Repeated Start 183 Master Mode Repeated Start 189 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation in Power-Managed Mode 189 Operation in Power-Managed Mode 189 Operation in Power-Managed Mode 189 Reception 168 Reception 168 Reception 168 Reception 169 Reception		
Acknowledge Sequence Timing 188 Baud Rate Generator 181 Bus Collision During a Repeated Start Condition Start Condition 192 Bus Collision During a Stop Condition 193 Clock Arbitration 182 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode (Reception, 7-bit Address) 187 Master Mode Operation 180 Master Mode Reception 185 Master Mode Start Condition Timing 184 Master Mode Start Condition Timing 183 Master Mode Transmission 189 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168 Operation Sizes 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 237, 254 INCF 276 INCFSZ 277 INCFSZ 277 In-Cir		20
Baud Rate Generator 181 Bus Collision During a Repeated 192 Bus Collision During a Start Condition 190 Bus Collision During a Start Condition 193 Clock Arbitration 182 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 177 Master Mode 179 Master Mode Reception, 7-bit Address) 187 Master Mode Reception 185 Master Mode Reception 183 Master Mode Start Condition Timing 184 Master Mode Start Condition Rus Collision 185 Master Mode Start Condition, Bus Collision 189 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168. Operation in Power-Managed Mode 168 Addressing 168 Reception 168 Addressing 168 Reception 169 Transmission 169 <		
Bus Collision During a Repeated 192 Start Condition 190 Bus Collision During a Start Condition 193 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode 179 Master Mode (Reception, 7-bit Address) 187 Master Mode Repeated Start 180 Condition Timing 184 Master Mode Start Condition Timing 183 Master Mode Start Condition Timing 183 Master Mode Transmission 185 Multi-Master Communication, Bus Collision 189 Operation 168 Operation in Power-Managed Mode 189 Operation in Power-Managed Mode 168 Operation in Power-Managed Mode 168 Addressing 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Transmission 169 Transmission 169 Stop Condition Timing <		
Start Condition192Bus Collision During a Start Condition190Bus Collision During a Stop Condition193Clock Arbitration182Clock Stretching174Effect of a Reset189General Call Address Support178Master Mode179Master Mode (Reception, 7-bit Address)187Master Mode Reception180Master Mode Reception185Master Mode Reception183Master Mode Start Condition Timing184Master Mode Start Condition Timing183Master Mode Transmission185Multi-Master Communication, Bus Collisionand Bus Arbitrationand Bus Arbitration189Operation in Power-Managed Mode189Operation in Power-Managed Mode168Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Transmission169Stop Condition Timing138ID Locations237, 254InCFSZ277In-Circuit Debugger254In-Circuit Debugger254Indirect Addressing66Operation Conditions for all Registers66Operation Conditions for all Registers66Indirect File Operand59INFSNZ277Instruction Cycle57Instruction Set257Instruction Format257Instruction Set257Instructio		31
Bus Collision During a Start Condition 190 Bus Collision During a Stop Condition 193 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode 179 Master Mode Reception, 7-bit Address) 187 Master Mode Reception 185 Master Mode Reception 185 Master Mode Reception 183 Master Mode Start Condition Timing 184 Master Mode Transmission 185 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 237, 254 INCF 277 In-Circuit Berial Programming (ICSP) 237, 254 INCFSZ 277 In-Circuit Berial Programming (ICSP) 237, 254 INDF and FSR Registers 66 <t< td=""><td>Bus Collision During a Repeated</td><td></td></t<>	Bus Collision During a Repeated	
Bus Collision During a Start Condition 190 Bus Collision During a Stop Condition 193 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode 179 Master Mode Reception, 7-bit Address) 187 Master Mode Reception 185 Master Mode Reception 185 Master Mode Reception 183 Master Mode Start Condition Timing 184 Master Mode Transmission 185 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 237, 254 INCF 277 In-Circuit Berial Programming (ICSP) 237, 254 INCFSZ 277 In-Circuit Berial Programming (ICSP) 237, 254 INDF and FSR Registers 66 <t< td=""><td>Start Condition19</td><td>92</td></t<>	Start Condition19	92
Bus Collision During a Stop Condition 193 Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode 179 Master Mode (Reception, 7-bit Address) 187 Master Mode Reception 180 Master Mode Reception 185 Master Mode Repeated Start Condition Timing Condition Timing 184 Master Mode Transmission 185 Multi-Master Communication, Bus Collision and Bus Arbitration and Bus Arbitration 189 Operation 168 Operation 168 Operation 168 Operation 168 Recipiters 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Addressing 169 Transmission 169 Stop Condition Timing 189 ID Locations 237, 254 IN		
Clock Arbitration 182 Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode 179 Master Mode (Reception, 7-bit Address) 187 Master Mode Reception 180 Master Mode Reception 185 Master Mode Repeated Start Condition Timing Condition Timing 183 Master Mode Start Condition Timing 183 Master Mode Transmission 185 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation 168 Operation in Power-Managed Mode 189 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Addressing 168 Addressing 169 Transmission 169 Transmission 169 Stop Condition Timing 183 ID Locations 237, 254 <t< td=""><td></td><td></td></t<>		
Clock Stretching 174 Effect of a Reset 189 General Call Address Support 178 Master Mode 179 Master Mode (Reception, 7-bit Address) 187 Master Mode Reception 180 Master Mode Reception 185 Master Mode Reception 185 Master Mode Reception 183 Master Mode Start Condition Timing 184 Master Mode Transmission 185 Multi-Master Communication, Bus Collision and Bus Arbitration and Bus Arbitration 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168. Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Transmission 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 <tr< td=""><td></td><td></td></tr<>		
Effect of a Reset 189 General Call Address Support 178 Master Mode 179 Master Mode (Reception, 7-bit Address) 187 Master Mode Repeated Start 180 Condition Timing 184 Master Mode Repeated Start 183 Condition Timing 183 Master Mode Start Condition Timing 183 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168 Operation 169 Stave Mode 169 Slave Mode 168 Addressing 168 Addressing 168 NCF 276 INCFSZ 277 In-Circuit Debugger 254 In-Circuit Serial Programming (ICSP) 237, 254 Indirect Addressing 161 Indirect Addressing Operation 66 Operation 67		
General Call Address Support 178 Master Mode 179 Master Mode (Reception, 7-bit Address) 187 Master Mode Operation 180 Master Mode Reception 185 Master Mode Repeated Start 183 Condition Timing 184 Master Mode Start Condition Timing 183 Master Mode Transmission 185 Multi-Master Communication, Bus Collision 189 and Bus Arbitration 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Transmission 169 Stop Condition Timing 188 INCF 276 INCFSZ 277 In-Circuit Debugger 237, 254 Indirect Addressing 66 Operation 66 <t< td=""><td>5</td><td></td></t<>	5	
Master Mode179Master Mode (Reception, 7-bit Address)187Master Mode Reception180Master Mode Reception185Master Mode Reception185Master Mode Start Condition Timing184Master Mode Start Condition Timing183Master Mode Transmission185Multi-Master Communication, Bus Collision189Multi-Master Mode189Operation168Operation in Power-Managed Mode189Read/Write Bit Information (R/W Bit)168, 169Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger234In-Circuit Debugger234In-Circuit Debugger237, 254Indirect Addressing66Operation67Indirect Addressing Operation67Indirect Addressing Operation67Indirect File Operand59INSTNZ277Instruction Format257Instruction Format257Instruction Format257ADDUWF261ADDWFC262ANDWF263BC263	Effect of a Reset 18	39
Master Mode179Master Mode (Reception, 7-bit Address)187Master Mode Reception180Master Mode Reception185Master Mode Reception185Master Mode Start Condition Timing184Master Mode Start Condition Timing183Master Mode Transmission185Multi-Master Communication, Bus Collision189Multi-Master Mode189Operation168Operation in Power-Managed Mode189Read/Write Bit Information (R/W Bit)168, 169Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger234In-Circuit Debugger234In-Circuit Debugger237, 254Indirect Addressing66Operation67Indirect Addressing Operation67Indirect Addressing Operation67Indirect File Operand59INSTNZ277Instruction Format257Instruction Format257Instruction Format257ADDUWF261ADDWFC262ANDWF263BC263	General Call Address Support 17	78
Master Mode (Reception, 7-bit Address)187Master Mode Reception180Master Mode Reception185Master Mode Repeated Start184Condition Timing183Master Mode Start Condition Timing183Master Mode Start Condition Timing183Master Mode Transmission185Multi-Master Communication, Bus Collision189Multi-Master Mode189Operation in Power-Managed Mode189Operation in Power-Managed Mode168Operation in Power-Managed Mode169Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Addressing168Reception169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Serial Programming (ICSP)237, 254Indirect Addressing66Operation66Indirect File Operand59INFSNZ277Instruction Conditions for all Registers66Operation67Instruction Format257Instruction Format257Instruction Format257ADDWF261ADDWF262ANDLW262ANDWF263BC263		
Master Mode Operation 180 Master Mode Reception 185 Master Mode Repeated Start 184 Condition Timing 183 Master Mode Start Condition Timing 183 Master Mode Start Condition Timing 183 Master Mode Start Condition Timing 183 Master Mode Transmission 185 Multi-Master Communication, Bus Collision 189 Multi-Master Mode 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Transmission 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 254 In-Circuit Debugger 254 InCircuit Serial Programming (ICSP) 237, 254 INFSNZ 277		
Master Mode Reception 185 Master Mode Repeated Start Condition Timing 184 Master Mode Start Condition Timing 183 Master Mode Start Condition Timing 183 Master Mode Start Condition Timing 183 Master Mode Transmission 185 Multi-Master Communication, Bus Collision 189 Operation 189 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Addressing 168 Addressing 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 254 In-Circuit Debugger 254 InCircuit Serial Programming (ICSP) 237, 254 INDF and FSR Registers 66 Operation 67 Indirect Addressing 67 Instruction Conditions for all Regis		
Master Mode Repeated Start 184 Condition Timing 183 Master Mode Start Condition Timing 183 Master Mode Transmission 185 Multi-Master Communication, Bus Collision 189 and Bus Arbitration 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Transmission 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 234 In-Circuit Serial Programming (ICSP) 237, 254 Indirect Addressing 66 Operation 67 Indirect File Operand 59 INFSNZ 277 Instruction Conditions for all Registers 66 Operation 67 Indirect File Operand		
Condition Timing184Master Mode Start Condition Timing183Master Mode Transmission185Multi-Master Communication, Bus Collision189and Bus Arbitration189Multi-Master Mode189Operation in Power-Managed Mode189Read/Write Bit Information (R/W Bit)168, 169Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect Addressing66Indirect Addressing Operation67Indirect Addressing Operation67Indirect File Operand59INFSNZ277Instruction Conditions for all Registers66Operation57Instruction Flow/Pipelining57Instruction Set255ADDLW261ADDWFC262ANDLW261ADDWFC262ANDWF263BC263BC263		35
Master Mode Start Condition Timing183Master Mode Transmission185Multi-Master Communication, Bus Collision189Multi-Master Mode189Operation168Operation in Power-Managed Mode189Read/Write Bit Information (R/W Bit)168, 169Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect Addressing160INDF and FSR Registers66Operation67Indirect Addressing Operation67Indirect File Operand59INFSNZ277Instruction Conditions for all Registers46-49Instruction Flow/Pipelining57Instruction Flow/Pipelining57Instruction Set255ADDLW261ADDWFC262ANDLW261ADDWFC262ANDLW262ANDLW263BC263BC263	Master Mode Repeated Start	
Master Mode Start Condition Timing183Master Mode Transmission185Multi-Master Communication, Bus Collision189Multi-Master Mode189Operation168Operation in Power-Managed Mode189Read/Write Bit Information (R/W Bit)168, 169Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect Addressing160INDF and FSR Registers66Operation67Indirect Addressing Operation67Indirect File Operand59INFSNZ277Instruction Conditions for all Registers46-49Instruction Flow/Pipelining57Instruction Flow/Pipelining57Instruction Set255ADDLW261ADDWFC262ANDLW261ADDWFC262ANDLW262ANDLW263BC263BC263	Condition Timing18	34
Master Mode Transmission185Multi-Master Communication, Bus Collision189Multi-Master Mode189Operation168Operation in Power-Managed Mode189Read/Write Bit Information (R/W Bit)168, 169Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect Addressing66Operation67Indirect Addressing Operation67Indirect File Operand59INFSNZ277Instruction Conditions for all Registers66Operation Format257Instruction Format257Instruction Format257Instruction Format257Instruction Format257Instruction Set255ADDLW261ADDWF261ADDWF261ADDWF263BC263BC263		
Multi-Master Communication, Bus Collision and Bus Arbitration 189 Multi-Master Mode 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Stave Mode 168 Addressing 168 Reception 169 Stop Condition Timing 188 ID Locations 237, 254 INCFSZ 277 In-Circuit Debugger 237, 254 Indirect Addressing 100 INDF and FSR Registers 66 Operation 67 Indirect File Operand 59 INFSNZ 277 Instruction Cycle 57 Instruction Format 257 Instruction Format 257 Instruction Format 257 Instruction For		
and Bus Arbitration 189 Multi-Master Mode 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Addressing 168 Reception 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 254 In-Circuit Serial Programming (ICSP) 237, 254 Indirect Addressing 1NDF and FSR Registers INDF and FSR Registers 66 Operation 67 Indirect File Operand 59 INFSNZ 277 Instruction Cycle 57 Instruction Format 257 Instruction Format 257 Instruction Format 257 Instruction Format 257 <td></td> <td>55</td>		55
Multi-Master Mode 189 Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Addressing 168 Reception 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 254 In-Circuit Serial Programming (ICSP) 237, 254 Indirect Addressing 1NDF and FSR Registers 66 Operation 67 1ndirect Addressing Operation 67 Indirect File Operand 59 1NFSNZ 277 Instruction Conditions for all Registers 46-49 49 Instruction Format 257 1nstruction Format 257 Instruction Format 257 100 255 ADDLW 261 ADDWF 261 </td <td></td> <td></td>		
Operation 168 Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 254 In-Circuit J Programming (ICSP) 237, 254 Indirect Addressing 1NDF and FSR Registers Indirect Addressing Operation 66 Operation 67 Indirect File Operand 59 INFSNZ 277 Instruction Cycle 57 Instruction Flow/Pipelining 57 Instruction Format 255 ADDLW 261 ADDWF 261 ADDWF 262 ANDLW 263 BC 263		
Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 254 In-Circuit Serial Programming (ICSP) 237, 254 Indirect Addressing 1NDF and FSR Registers 66 Operation 66 67 Indirect File Operand 59 59 INFSNZ 277 100 Instruction Cycle 57 57 Instruction Flow/Pipelining 57 57 Instruction Format 255 255 ADDLW 261 261 ADDWF 261 262 ANDLW 262 262 ANDWF 263 262	Multi-Master Mode 18	39
Operation in Power-Managed Mode 189 Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Reception 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 254 In-Circuit Serial Programming (ICSP) 237, 254 Indirect Addressing 1NDF and FSR Registers 66 Operation 66 67 Indirect File Operand 59 59 INFSNZ 277 100 Instruction Cycle 57 57 Instruction Flow/Pipelining 57 57 Instruction Format 255 255 ADDLW 261 261 ADDWF 261 262 ANDLW 262 262 ANDWF 263 262	Operation	88
Read/Write Bit Information (R/W Bit) 168, 169 Registers 164 Serial Clock (RC3/SCK/SCL) 169 Slave Mode 168 Addressing 168 Addressing 168 Reception 169 Stop Condition Timing 188 ID Locations 237, 254 INCF 276 INCFSZ 277 In-Circuit Debugger 237, 254 InCFSZ 277 In-Circuit Debugger 237, 254 Indirect Addressing 100 INDF and FSR Registers 66 Operation 66 Indirect Addressing Operation 67 Indirect File Operand 59 INFSNZ 277 Instruction Cycle 57 Instruction Flow/Pipelining 57 Instruction Format 255 ADDLW 261 ADDWF 261 ADDWF 262 ANDLW 263 BC 263		
Registers164Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect Addressing100INDF and FSR Registers66Operation67Indirect File Operand59INFSNZ277Instruction Cycle57Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWF262ANDLW263BC263BC263	P_{res}	20
Serial Clock (RC3/SCK/SCL)169Slave Mode168Addressing168Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect Addressing1NDF and FSR RegistersIndirect Addressing Operation66Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46491nstruction Cycle57Instruction Format255ADDLW261ADDWF261ADDWF262ANDLW263BC263BC263		
Slave Mode168Addressing168Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect Addressing1NDF and FSR RegistersINDF and FSR Registers66Operation66Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46-49Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWF262ANDLW263BC263	5	
Addressing168Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR RegistersIndirect Addressing Operation66Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46-49Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWF262ANDLW263BC263BC263		
Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR RegistersIndirect Addressing Operation66Indirect File Operand59INFSNZ277Initialization Conditions for all Registers4649Instruction Cycle57Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWF262ANDLW263BC263BC263	Slave Mode 16	88
Reception169Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR RegistersIndirect Addressing Operation66Indirect File Operand59INFSNZ277Initialization Conditions for all Registers4649Instruction Cycle57Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWF262ANDLW263BC263BC263	Addressing16	88
Transmission169Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR RegistersINDF and FSR Registers66Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWFC262ANDLW263BC263BC263		
Stop Condition Timing188ID Locations237, 254INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR RegistersINDF and FSR Registers66Operation66Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWFC262ANDLW263BC263BC263	•	
ID Locations		
INCF276INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR RegistersIndirect Addressing Operation66Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWFC262ANDLW263BC263BC263		
INCFSZ277In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR RegistersIndirect Addressing Operation66Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWFC262ANDWF263BC263BC263		
In-Circuit Debugger254In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR RegistersINDF and FSR Registers66Operation67Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Set255ADDLW261ADDWF261ADDWFC262ANDLW263BC263BC263	INCF	76
In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR Registers66Operation66Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Set255ADDLW261ADDWF261ADDWFC262ANDWF263BC263BC263	INCFSZ	77
In-Circuit Serial Programming (ICSP)237, 254Indirect AddressingINDF and FSR Registers66Operation66Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Set255ADDLW261ADDWF261ADDWFC262ANDWF263BC263BC263	In-Circuit Debugger	
Indirect Addressing INDF and FSR Registers 66 Operation 67 Indirect Addressing Operation 67 Indirect File Operand 59 INFSNZ 277 Initialization Conditions for all Registers 46–49 Instruction Cycle 57 Instruction Flow/Pipelining 57 Instruction Format 255 ADDLW 261 ADDWF 261 ADDWFC 262 ANDLW 263 BC 263		54
INDF and FSR Registers66Operation66Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Set255ADDLW261ADDWF261ADDWFC262ANDLW263BC263		
Operation66Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWFC262ANDLW263BC263		
Indirect Addressing Operation67Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Format255ADDLW261ADDWF261ADDWFC262ANDLW263BC263	Indirect Addressing	54
Indirect File Operand59INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Format257Instruction Set255ADDLW261ADDWF261ADDWFC262ANDLW263BC263	Indirect Addressing INDF and FSR Registers6	54 56
INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Format257Instruction Set255ADDLW261ADDWF261ADDWFC262ANDLW263BC263	Indirect Addressing INDF and FSR Registers	54 56
INFSNZ277Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Format257Instruction Set255ADDLW261ADDWF261ADDWFC262ANDLW263BC263	Indirect Addressing INDF and FSR Registers	54 56 56
Initialization Conditions for all Registers46–49Instruction Cycle57Instruction Flow/Pipelining57Instruction Format257Instruction Set255ADDLW261ADDWF261ADDWFC262ANDLW262ANDLW263BC263	Indirect Addressing INDF and FSR Registers	54 56 56 57
Instruction Cycle 57 Instruction Flow/Pipelining 57 Instruction Format 257 Instruction Set 255 ADDLW 261 ADDWF 261 ADDWFC 262 ANDLW 262 ANDLW 263 BC 263	Indirect Addressing INDF and FSR Registers	54 56 56 57 59
Instruction Flow/Pipelining 57 Instruction Format 257 Instruction Set 255 ADDLW 261 ADDWF 261 ADDWFC 262 ANDLW 262 ANDLW 263 BC 263	Indirect Addressing INDF and FSR Registers	54 56 56 57 59 77
Instruction Format 257 Instruction Set 255 ADDLW 261 ADDWF 261 ADDWFC 262 ANDLW 262 ANDLW 263 BC 263	Indirect Addressing INDF and FSR Registers	54 56 56 57 59 77 49
Instruction Set 255 ADDLW 261 ADDWF 261 ADDWFC 262 ANDLW 262 ANDLW 263 BC 263	Indirect Addressing INDF and FSR Registers	54 56 56 57 59 77 49 57
ADDLW 261 ADDWF 261 ADDWFC 262 ANDLW 262 ANDWF 263 BC 263	Indirect Addressing INDF and FSR Registers	54 56 56 57 59 77 49 57
ADDWF 261 ADDWFC 262 ANDLW 262 ANDWF 263 BC 263	Indirect Addressing INDF and FSR Registers	54 56 56 57 59 77 49 57
ADDWF 261 ADDWFC 262 ANDLW 262 ANDWF 263 BC 263	Indirect Addressing INDF and FSR Registers 6 Operation 6 Indirect Addressing Operation 6 Indirect File Operand 5 INFSNZ 27 Initialization Conditions for all Registers 46-4 Instruction Cycle 5 Instruction Flow/Pipelining 5 Instruction Format 25	54 56 56 57 59 77 49 57 57
ADDWFC 262 ANDLW 262 ANDWF 263 BC 263	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ 27 Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining 10	54 56 56 57 59 77 57 57 57 57
ANDLW	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ 27 Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining 1nstruction Set 25 ADDLW	54 56 56 57 59 77 57 57 57 57 57 57
ANDWF	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ 27 Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining 1nstruction Set 25 ADDLW 26 ADDWF	54 56 57 59 77 57 57 57 57 57 57 57 51 51
BC	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ 27 Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining 1nstruction Set 25 ADDLW 26 ADDWF 26 ADDWFC	54 6667 5977 5757 57551 6162
	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ 27 Initialization Conditions for all Registers 1nstruction Cycle Instruction Flow/Pipelining 1nstruction Set 25 ADDLW ADDWF ADDWFC ADDW 26 ANDLW	54 56 57 59 77 57 57 57 57 57 51 52 52 52
	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ 27 Initialization Conditions for all Registers 1nstruction Cycle Instruction Flow/Pipelining 1nstruction Set 25 ADDLW ADDWF ADDWFC ADDW 26 ANDLW	54 56 57 59 77 57 57 57 57 57 51 52 52 52
	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ 27 Initialization Conditions for all Registers 1nstruction Cycle Instruction Flow/Pipelining 1nstruction Set 25 ADDLW ADDWF ADDWF ADDWF ADDWF ADDWF ANDLW ANDLW	54 56 56 57 59 77 95 77 57 57 57 57 57 57 57 57 57 57 57 57
BN 264	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BC	54 56 57 59 77 95 77 57 57 51 52 23 33
	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWFC ADDWF ADDWF	54 66 67 59 79 57 57 55 16 22 33 54 56 57 57 55 51 52 53 53 54 55 56 57 57 57 55 56 57 57 57 57 57 55 56 57 57 57 57 57 57 57 57 57 57
	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDLW ANDLW ANDWF BC BC BC BN	54 666797975755112233344
	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF ADDWF ADDWF ADDWF ADDWF BC BC BC BN BN BNC	54 6667979757551122334455
DNN OCE	Indirect Addressing INDF and FSR Registers Operation Indirect Addressing Operation Indirect File Operand INFSNZ Initialization Conditions for all Registers Instruction Cycle Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDLW ANDLW ANDWF BC BC BC BN	54 6667979757551122334455

PIC18F2220/2320/4220/4320

BNOV	
BNZ2	
BOV2	
BRA2	267
BSF2	267
BTFSC2	
BTFSS2	
BTG2	
BZ2	-
CALL2	270
CLRF2	271
CLRWDT2	271
COMF	272
CPFSEQ2	272
CPFSGT2	
CPFSLT2	273
DAW2	274
DCFSNZ2	275
DECF2	274
DECFSZ2	275
GOTO2	
INCF2	-
INCFSZ2	
INFSNZ2	277
IORLW2	278
IORWF2	278
LFSR2	279
MOVF2	279
MOVFF2	280
MOVLB2	280
MOVLW2	281
MOVWF2	281
MULLW2	282
MULWF2	282
NEGF2	283
NOP2	283
POP2	284
PUSH2	
RCALL	
Reset2	
RETFIE2	
RETLW2	
RETURN2	-
RLCF2	-
RLNCF2	288
RRCF2	
RRNCF2	
SETF2	
SLEEP2	290
SUBFWB2	
SUBLW2	-
SUBWF2	
SUBWFB2	-
SWAPF2	
TBLRD2	
TBLWT2	
TSTFSZ2	
XORLW2	
XORWF2	297
Summary Table2	258
CON Register RBIF Bit1	04
CON Registers	
r-Integrated Circuit. See I ² C.	00
J	

Internal Oscillator Block 22
Adjustment 22
INTIO Modes
INTRC Output Frequency22
OSCTUNE Register 22
Internal RC Oscillator
Use with WDT245
Internet Address
Interrupt Sources
A/D Conversion Complete
Capture Complete (CCP) 135
Compare Complete (CCP) 136
Interrupt-on-Change (RB7:RB4)
INTn Pin
PORTB, Interrupt-on-Change
TMR0
TMR1 Overflow121
TMR2 to PR2 Match 128
TMR2 to PR2 Match (PWM)127, 138
TMR3 Overflow129, 131
USART Receive/Transmit Complete 195
Interrupts
Interrupts, Enable Bits
CCP1 Enable (CCP1IE Bit) 135
Interrupts, Flag Bits
CCP1 Flag (CCP1IF Bit) 135
CCP1IF Flag (CCP1IF Bit) 136
Interrupt-on-Change (RB7:RB4) Flag
(RBIF Bit)
INTOSC Frequency Drift 40
INTOSC, INTRC. See Internal Oscillator Block.
IORLW
IORWF
IPR Registers
ů I

L

LFSR	
Look-up Tables	59
Low-Voltage Detect	
Characteristics	320
Effects of a Reset	235
Operation	234
Current Consumption	235
Reference Voltage Set Point	235
Operation During Sleep	235
Low-Voltage ICSP Programming	254
LVD. See Low-Voltage Detect.	

Μ

Master Synchronous Serial Port (MSSP). See MSSP.	
Master Synchronous Serial Port. See MSSP	
Memory Organization	53
Data Memory	59
Program Memory	53
Memory Programming Requirements	318
Microchip Internet Web Site	380
Migration from Baseline to Enhanced Devices	368
Migration from High-End to Enhanced Devices	369
Migration from Mid-Range to Enhanced Devices	369
MOVF	279
MOVFF	280
MOVLB	280
MOVLW	281
MOVWF	281

MPLAB ASM30 Assembler, Linker, Librarian
Universal In-Circuit Emulator
MPLAB Integrated Development
Environment Software
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
MPLINK Object Linker/MPLIB Object Librarian
MSSP
Control Registers (General)
Enabling SPI I/O
l ² C Master Mode
I ² C Mode
I ² C Slave Mode
Operation
Overview
Slave Select Control
SPI Master Mode
SPI Master/Slave Connection
SPI Master/Slave Connection
SPI Slave Mode
Typical Connection
MULLW
MULWF
Ν
NEGF
NOP
0
Opcode Field Descriptions
OPTION_REG Register
PSA Bit
T0CS Bit
T0PS2:T0PS0 Bits
T0SE Bit
Oscillator Configuration
EC
ECIO
HS
HSPLL
Internal Oscillator Block
INTIO1

TOSE Bit	
Oscillator Configuration	
EC	
ECIO	
HS	
HSPLL	
Internal Oscillator Block	
INTIO1	
INTIO2	
LP	
RC	
RCIO	
XT	19
Oscillator Selection	
Oscillator Start-up Timer (OST)	27, 44, 237
Oscillator Switching	24
Oscillator Transitions	
Oscillator, Timer1	121, 131
Oscillator, Timer3	129
Р	
Packaging Information	359

Fackaging inionnation	
Marking	359, 360
Parallel Slave Port (PSP)	109, 114
Associated Registers	
CS (Chip Select)	113, 114
PORTD	
RD (Read Input)	113, 114
RE0/AN5/RD Pin	
RE1/AN6/WR Pin	

RE2/AN7/CS Pin 113
Select (PSPMODE Bit)109, 114
WR (Write Input)
PICSTART Plus Development Programmer
PIE Registers
Pin Functions
MCLR/Vpp/RE3
OSC1/CLKI/RA711, 14
OSC2/CLKO/RA611, 14
RA0/AN0
RA1/AN1
RA2/AN2/Vref-/CVref11, 14
RA3/AN3/Vref+11, 14
RA4/T0CKI/C1OUT11, 14
RA5/AN4/SS/LVDIN/C2OUT
RB0/AN12/INT012, 15
RB1/AN10/INT112, 15
RB2/AN8/INT212, 15
RB3/AN9/CCP212, 15
RB4/AN11/KBI012, 15
RB5/KBI1/PGM12, 15
RB6/KBI2/PGC
RB7/KBI3/PGD 12
RB7/PGD 15
RC0/T1OSO/T1CKI13, 16
RC1/T1OSI/CCP2
· · · · · · · · · · · · · · · · · · ·
RC2/CCP1/P1A13, 16
RC3/SCK/SCL13, 16
RC4/SDI/SDA13, 16
RC5/SDO
· · · · · · · · · · · · · · · · · · ·
RC6/TX/CK13, 16
RC7/RX/DT13, 16
RD0/PSP017
RD1/PSP1
RD2/PSP2 17
RD3/PSP317
RD4/PSP4
RD5/PSP5/P1B
RD6/PSP6/P1C 17
RD7/PSP7/P1D17
RE0/AN5/RD
RE1/AN6/WR
RE2/AN7/CS 18
RE3
Vdd13, 18
,
Vss
Pinout I/O Descriptions
PIC18F2220/2320 11
PIC18F4220/432014
PIR Registers
PLL Lock Time-out 44
Pointer, FSRn
POP
POR. See Power-on Reset.
PORTA
Associated Registers 103
LATA Register
PORTA Register
TRISA Register 101
PORTB
Associated Registers 106
LATB Register
PORTB Register 104
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 104
TRISB Register

PIC18F2220/2320/4220/4320

_ _ _ _ _

PORTC	
Associated Registers	108
LATC Register	
PORTC Register	
TRISC Register	
-	107
PORTD	
Associated Registers	
LATD Register	
Parallel Slave Port (PSP) Function	109
PORTD Register	109
TRISD Register	
PORTE	
Analog Port Pins	112
Associated Registers	
LATE Register	
PORTE Register	
PSP Mode Select (PSPMODE Bit)	109
RE0/AN5/RD Pin	113
RE1/AN6/WR Pin	
RE2/AN7/CS Pin	
TRISE Register	
5	
Postscaler, WDT	
Assignment (PSA Bit)	
Rate Select (T0PS2:T0PS0 Bits)	
Power-Managed Modes	. 29
Entering	. 30
Idle Modes	. 31
Run Modes	. 36
Sleep Mode	. 31
Summary (table)	
Wake from	
Power-on Reset (POR)	237
Power-on Reset (POR)	237 . 27
Power-on Reset (POR)	237 . 27 237
Power-on Reset (POR) 44,2 Power-up Delays 27,44,2 Power-up Timer (PWRT) 27,44,2 Prescaler, Capture 27,44,2	237 . 27 237 135
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27 Prescaler, Timer0 27	237 . 27 237 135 119
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27 Prescaler, Timer0 2 Assignment (PSA Bit) 2	237 .27 237 135 119 119
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27 Prescaler, Timer0 27	237 .27 237 135 119 119
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27 Prescaler, Timer0 27 Assignment (PSA Bit) 27 Rate Select (T0PS2:T0PS0 Bits) 27 Prescaler, Timer2 27	237 237 135 119 119 119 139
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27 Prescaler, Timer0 27 Assignment (PSA Bit) 27 Rate Select (T0PS2:T0PS0 Bits) 27 Prescaler, Timer2 27	237 237 135 119 119 119 139
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 27, 44, 2 Assignment (PSA Bit) 27, 44, 2 Rate Select (T0PS2:T0PS0 Bits) 27, 44, 2 Prescaler, Timer2 27, 44, 2 Product Identification System 27, 44, 2	237 237 135 119 119 119 139
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27 Prescaler, Timer0 27 Assignment (PSA Bit) 27 Rate Select (T0PS2:T0PS0 Bits) 27 Prescaler, Timer2 27 Product Identification System 27	237 237 135 119 119 119 139 382
Power-on Reset (POR) 44, 2 Power-up Delays 9 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 9 Prescaler, Timer0 9 Assignment (PSA Bit) 9 Rate Select (T0PS2:T0PS0 Bits) 9 Product Identification System 9 Program Counter 9 PCL Register 9	237 237 135 119 119 119 139 382 .56
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27 Prescaler, Timer0 27, 44, 2 Assignment (PSA Bit) 27 Rate Select (T0PS2:T0PS0 Bits) 27 Product Identification System 27 Program Counter PCL Register PCLATH Register 27	237 .27 237 135 119 119 119 139 382 .56 .56
Power-on Reset (POR) 44, 2 Power-up Delays 9 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 9 Prescaler, Timer0 9 Assignment (PSA Bit) 9 Rate Select (T0PS2:T0PS0 Bits) 9 Product Identification System 9 Program Counter 9 PCL Register 9 PCLATH Register 9 PCLATU Register 9	237 .27 237 135 119 119 119 139 382 .56 .56
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 27, 44, 2 Assignment (PSA Bit) 27, 44, 2 Rate Select (TOPS2:TOPS0 Bits) 27 Product Identification System 27 Program Counter PCL Register PCLATH Register PCLATU Register Program Memory 27	237 .27 237 135 119 119 119 139 382 .56 .56
Power-on Reset (POR) 44, 2 Power-up Delays 9 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 9 Prescaler, Timer0 9 Assignment (PSA Bit) 9 Rate Select (T0PS2:T0PS0 Bits) 9 Product Identification System 9 Program Counter 9 PCL Register 9 PCLATH Register 9 Program Memory 1 Instructions 9	237 .27 237 135 119 119 119 139 382 .56 .56
Power-on Reset (POR)	237 .27 237 135 119 119 119 139 382 .56 .56 .56
Power-on Reset (POR)	237 .27 237 135 119 119 139 382 .56 .56 .56 .56 .58 .58
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 28, 27, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24	237 .27 237 135 119 119 139 382 .56 .56 .56 .58 .58 .53 .53
Power-on Reset (POR)	237 .27 237 135 119 119 139 382 .56 .56 .56 .58 .58 .53 .53
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 3 Rate Select (T0PS2:T0PS0 Bits) 3 Prescaler, Timer2 3 Product Identification System 3 Program Counter 3 PCL Register 3 PCLATH Register 3 Program Memory 3 Instructions 3 Two-Word 3 Interrupt Vector 3 Map and Stack for PIC18F2220/4220 3 Map and Stack for PIC18F2320/4320 3 Reset Vector 3	237 .27 237 135 119 119 119 139 382 .56 .56 .58 .58 .53 .53 .53 .53
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 3 Rate Select (T0PS2:T0PS0 Bits) 3 Prescaler, Timer2 3 Product Identification System 3 Program Counter 3 PCL Register 3 PCLATH Register 3 Program Memory 3 Instructions 3 Two-Word 3 Interrupt Vector 3 Map and Stack for PIC18F2220/4220 3 Map and Stack for PIC18F2320/4320 3 Reset Vector 3	237 .27 237 135 119 119 119 139 382 .56 .56 .58 .58 .53 .53 .53 .53
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 3 Rate Select (T0PS2:T0PS0 Bits) 3 Prescaler, Timer2 3 Product Identification System 3 Program Counter 9 PCL Register 3 PCLATH Register 3 Program Memory 1 Instructions 1 Two-Word 3 Interrupt Vector 3 Map and Stack for PIC18F2220/4220 3 Map and Stack for PIC18F2320/4320 3 Reset Vector 3 Program Memory Code Protection 3	237 .27 237 135 119 119 119 382 .56 .56 .56 .58 .53 .53 .53 .53 .53 2252
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 3 Rate Select (T0PS2:T0PS0 Bits) 3 Prescaler, Timer2 3 Product Identification System 3 Program Counter 9 PCL Register 3 PCLATH Register 3 Program Memory 1 Instructions 1 Two-Word 3 Interrupt Vector 3 Map and Stack for PIC18F2220/4220 3 Map and Stack for PIC18F2320/4320 3 Reset Vector 3 Program Memory Code Protection 3 Program Verification 3	237 .27 237 135 119 119 119 382 .56 .56 .56 .58 .53 .53 .53 .53 .53 2252
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 3 Rate Select (T0PS2:T0PS0 Bits) 7 Product Identification System 7 Product Identification System 7 Program Counter 9 PCL Register 9 PCLATH Register 9 Program Memory 1 Instructions 1 Two-Word 1 Interrupt Vector 1 Map and Stack for PIC18F2220/4220 1 Map and Stack for PIC18F2320/4320 1 Reset Vector 7 Program Memory Code Protection 7 Program Verification 7 Program Verification 7	237 237 135 119 119 119 382 .56 .58 .58 .53 .53 .53 .53 252 251
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) 27 Product Identification System 27 Product Identification System 27 Product Identification System 27 Program Counter 27 PCL Register 27 PCLATH Register 27 Program Memory 27 Instructions 1 Two-Word 1 Interrupt Vector 1 Map and Stack for PIC18F2220/4220 1 Map and Stack for PIC18F2320/4320 2 Reset Vector 2 Program Memory Code Protection 2 Program Verification 2 Program Verification and Code Protection 2	237 .27 237 135 119 119 139 382 .56 .56 .56 .58 .53 .53 .53 .53 .53 252 251 251
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Power-up Timer (PWRT) 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 3 Rate Select (T0PS2:T0PS0 Bits) 7 Product Identification System 7 Product Identification System 7 Program Counter 9 PCL Register 9 PCLATU Register 9 Program Memory 1 Interrupt Vector 3 Map and Stack for PIC18F2220/4220 3 Map and Stack for PIC18F2320/4320 7 Reset Vector 7 Program Memory Code Protection 7 Program Verification and Code Protection 3 Program Verification and Code Protection 4 Programming, Device Instructions 3	237 .27 237 135 119 119 139 382 .56 .56 .56 .58 .53 .53 .53 .53 .53 252 251 251
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 7 Rate Select (T0PS2:T0PS0 Bits) 7 Product Identification System 7 Product Identification System 7 Program Counter 9 PCL Register 9 PCLATH Register 9 PCLATU Register 9 Program Memory 1 Interrupt Vector 1 Map and Stack for PIC18F2220/4220 1 Map and Stack for PIC18F2320/4320 2 Reset Vector 2 Program Memory Code Protection 2 Program Verification and Code Protection 2 Program Verification and Code Protection 2 Program Verification and Code Protection 2 Programming, Device Instructions 2 Programming, Device Instructions 2	237 .27 237 135 119 119 139 382 .56 .56 .56 .58 .53 .53 .53 .53 .53 252 251 251
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 7 Rate Select (T0PS2:T0PS0 Bits) 7 Product Identification System 7 Product Identification System 7 Program Counter 9 PCL Register 9 PCLATH Register 9 PCLATU Register 9 Program Memory 1 Interrupt Vector 1 Map and Stack for PIC18F2220/4220 1 Map and Stack for PIC18F2320/4320 2 Reset Vector 2 Program Memory Code Protection 2 Program Verification and Code Protection 2 Program Verification and Code Protection 2 Program Verification and Code Protection 3 Programming, Device Instructions 2 Programming, Device Instructions 2 Programming, Device Instructions 3 Programming, Device Instructions 3 PSP. See Parallel Slave Port. 3	237 .27 237 135 119 119 139 382 .56 .56 .56 .58 .53 .53 .53 .53 .53 252 251 251
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 7 Rate Select (T0PS2:T0PS0 Bits) 7 Product Identification System 7 Product Identification System 7 Program Counter 9 PCL Register 9 PCLATH Register 9 PCLATU Register 9 Program Memory 1 Interrupt Vector 1 Map and Stack for PIC18F2220/4220 1 Map and Stack for PIC18F2220/4220 1 Map and Stack for PIC18F2220/4220 1 Program Memory Code Protection 2 Program Verification 2 Program Verification 2 Program Verification 2 Programming, Device Instructions 2 PSP. See Parallel Slave Port. 2 Pulse Width Modulation. See PWM (CCP Module) 2 and PWM (ECCP Module). 3	237 .27 237 135 119 119 139 382 .56 .56 .58 .53 .53 .53 .53 .53 .53 252 251 255
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 Assignment (PSA Bit) Rate Select (T0PS2:T0PS0 Bits) 7 Product Identification System 7 Product Identification System 7 Program Counter PCL Register PCLATH Register 7 PCLATU Register 7 Program Memory 1 Instructions Two-Word Interrupt Vector Map and Stack for PIC18F2220/4220 Map and Stack for PIC18F2220/4220 7 Map and Stack for PIC18F2220/4220 7 Program Memory Code Protection 7 Program Verification and Code Protection 7 Program Verification and Code Protection 7 Associated Registers 7 Programming, Device Instructions 7 PSP. See Parallel Slave Port. 7 Pulse Width Modulation. See PWM (CCP Module) 7 and PWM (ECCP Module). 7	237 .27 237 135 119 119 139 382 .56 .56 .58 .53 .53 .53 .53 .53 .53 .53 .53 252 251 255 284
Power-on Reset (POR) 44, 2 Power-up Delays 27, 44, 2 Prescaler, Capture 27, 44, 2 Prescaler, Timer0 3 Assignment (PSA Bit) 7 Rate Select (T0PS2:T0PS0 Bits) 7 Product Identification System 7 Product Identification System 7 Program Counter 9 PCL Register 9 PCLATH Register 9 PCLATU Register 9 Program Memory 1 Interrupt Vector 1 Map and Stack for PIC18F2220/4220 1 Map and Stack for PIC18F2220/4220 1 Map and Stack for PIC18F2220/4220 1 Program Memory Code Protection 2 Program Verification 2 Program Verification 2 Program Verification 2 Programming, Device Instructions 2 PSP. See Parallel Slave Port. 2 Pulse Width Modulation. See PWM (CCP Module) 2 and PWM (ECCP Module). 3	237 .27 237 135 119 119 139 382 .56 .56 .58 .53 .53 .53 .53 .53 .53 .53 .53 252 251 255 284

PWM (CCP Module) 138
Associated Registers
CCPR1H:CCPR1L Registers 138
Duty Cycle138
Example Frequencies/Resolutions
Period
Setup for PWM Operation
TMR2 to PR2 Match
PWM (ECCP Module)
Associated Registers
Direction Change in Full-Bridge
Output Mode 147
Effects of a Reset 152
Full-Bridge Application Example 147
Full-Bridge Mode 146
Half-Bridge Mode 145
Half-Bridge Output Mode
Applications Example145
Operation in Power-Managed Modes
Operation with Fail-Safe Clock Monitor
Output Configurations
Output Relationships (Active-High State)
Output Relationships (Active-Low State)
Dulput Relationships (Active-Low State)
Programmable Dead Band Delay
Setup for Operation
Shoot-Through Current
Start-up Considerations151
Q
-
Q Clock
R
RAM. See Data Memory.
RC Oscillator
RCIO Oscillator Mode 21
RCALL
RCON Register
Bit Status During Initialization45
Bits and Positions45
RCSTA Register
SPEN Bit
Reader Response
Register File
•
Registers
Registers ADCON0 (A/D Control 0)
Registers ADCON0 (A/D Control 0)
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213
Registers ADCON0 (A/D Control 0)
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 211 Control 1) 141
Registers ADCON0 (A/D Control 0)
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 141 CCPxCON (Capture/Compare/PWM Control) 133 CMCON (Comparator Control) 221
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 141 CCPxCON (Capture/Compare/PWM Control) 133 CMCON (Comparator Control) 221 CONFIG1H (Configuration 1 High) 238
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 141 CCPxCON (Capture/Compare/PWM Control) 133 CMCON (Comparator Control) 221
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 141 CCPxCON (Capture/Compare/PWM Control) 133 CMCON (Comparator Control) 221 CONFIG1H (Configuration 1 High) 238 CONFIG2H (Configuration 2 High) 239
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 141 CCPxCON (Capture/Compare/PWM Control) 133 CMCON (Comparator Control) 221 CONFIG1H (Configuration 1 High) 238 CONFIG2H (Configuration 2 High) 239
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 141 CCPxCON (Capture/Compare/PWM Control) 133 CMCON (Comparator Control) 221 CONFIG1H (Configuration 1 High) 238 CONFIG2H (Configuration 2 High) 239 CONFIG3H (Configuration 3 High) 240
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 141 CCPxCON (Capture/Compare/PWM Control) 133 CMCON (Comparator Control) 221 CONFIG1H (Configuration 1 High) 238 CONFIG2H (Configuration 2 High) 239 CONFIG2H (Configuration 3 High) 240 CONFIG4L (Configuration 4 Low) 240
Registers ADCON0 (A/D Control 0) 211 ADCON1 (A/D Control 1) 212 ADCON2 (A/D Control 2) 213 CCP1CON (Enhanced CCP Operation 141 CCPxCON (Capture/Compare/PWM Control) 133 CMCON (Comparator Control) 221 CONFIG1H (Configuration 1 High) 238 CONFIG2H (Configuration 2 High) 239 CONFIG3H (Configuration 3 High) 240

PIC18F2220/2320/4220/4320

CONFIG7L (Configuration 7 Low)	
CVRCON (Comparator Voltage	
Reference Control)	
Device ID Register 1	
Device ID Register 2	
ECCPAS (Enhanced CCP Auto-Shutdown	
Control)	150
EECON1 (Data EEPROM Control 1)	
INTCON (Interrupt Control)	
INTCON2 (Interrupt Control 2)	
INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1)	
IPR1 (Peripheral Interrupt Priority 2)	
LVDCON (LVD Control)	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Request (Flag) 1) .	
PIR2 (Peripheral Interrupt Request (Flag) 2) .	
PWM1CON (Enhanced PWM Configuration) .	
RCON (Reset Control)	
RCSTA (Receive Status and Control)	
SSPCON1 (MSSP Control 1, I ² C Mode)	
SSPCON1 (MSSP Control 1, SPI Mode)	
SSPCON2 (MSSP Control 2, I ² C Mode)	167
SSPSTAT (MSSP Status, I ² C Mode)	165
SSPSTAT (MSSP Status, SPI Mode)	
Status	
STKPTR (Stack Pointer)	
Summary	
T0CON (Timer0 Control)	
T1CON (Timer 1 Control)	
T2CON (Timer 2 Control)	
T3CON (Timer3 Control)	
TRISE TXSTA (Transmit Status and Control)	
WDTCON (Watchdog Timer Control)	
Reset	
Resets	
RETFIE	
RETLW	
RETURN	
Return Address Stack	
Return Stack Pointer (STKPTR)	54
Revision History	
RLCF	
RLNCF	
RRCF	
RRNCF	
-	

S

SCI. See USART	
SCK	155
SDI	155
SDO	155
Serial Clock (SCK) Pin	
Serial Communication Interface. See USART.	
Serial Data In (SDI) Pin	155
Serial Data Out (SDO) Pin	155
Serial Peripheral Interface. See SPI Mode.	
SETF	
Shoot-Through Current	
Slave Select (SS) Pin	
SLEEP	

Sleep
OSC1 and OSC2 Pin States
Software Simulator (MPLAB SIM)
Special Event Trigger. See Compare (CCP Module).
Special Features of the CPU
Special Function Registers
Мар 61
SPI Mode
Associated Registers
Bus Mode Compatibility
Effects of a Reset
Master in Power-Managed Modes 163
Master Mode 160
Master/Slave Connection159
Registers156
Serial Clock 155
Serial Data In 155
Serial Data Out 155
Slave in Power-Managed Modes
Slave Mode 161
Slave Select 155
SPI Clock 160
<u>SS</u>
SSP
I ² C Mode. See I ² C
SSPBUF Register 160
SSPSR Register 160
TMR2 Output for Clock Shift127, 128
SSPOV Status Flag 185
SSPSTAT Register
R/W Bit168, 169
Stack Full/Underflow Resets 55
SUBFWB
SUBLW
SUBWF
SUBWFB
SWAPF
т

TABLAT Register	74
Table Pointer Operations (table)	74
Table Reads/Table Writes	59
TBLPTR Register	74
TBLRD	294
TBLWT	295
Time-out in Various Situations (table)	45
Time-out Sequence	44
Timer0	
16-bit Mode Timer Reads and Writes	119
Associated Registers	
Clock Source Edge Select (T0SE Bit)	119
Clock Source Select (T0CS Bit)	
Interrupt	119
Operation	119
Prescaler. See Prescaler, Timer0.	
Switching Prescaler Assignment	119
Timer1	121
16-bit Read/Write Mode	124
Associated Registers	125
Interrupt	124
Operation	122
Oscillator	121, 123
Oscillator Layout Considerations	123
Overflow Interrupt	121

Resetting, Using a Special Event Trigger	
Output (CCP)124	
Special Event Trigger (CCP)136	
TMR1H Register121	
TMR1L Register121	
Use as a Real-Time Clock124	
Timer2	
Associated Registers128	
Operation127	
Postscaler. See Postscaler, Timer2.	
PR2 Register 127, 138	j.
Prescaler. See Prescaler, Timer2.	
SSP Clock Shift 127, 128	
TMR2 Register	
TMR2 to PR2 Match Interrupt 127, 128, 138	
Timer3	
Associated Registers	
Operation	
Oscillator	
Overflow Interrupt	
Resetting, Using a Special Event Trigger	
Output (CCP)	
TMR3H Register	
TMR3L Register	
A/D Conversion	
Acknowledge Sequence	
Asynchronous Reception	
Asynchronous Transmission	
Asynchronous Transmission (Back to Back)	
Baud Rate Generator with Clock Arbitration	
BRG Reset Due to SDA Arbitration During	
Bite Reset Bue to OB/(/ libitation Buring	
Start Condition 191	
Start Condition	
Brown-out Reset (BOR)326	
Brown-out Reset (BOR)326 Bus Collision During a Repeated	;
Brown-out Reset (BOR)	;
Brown-out Reset (BOR)	2
Brown-out Reset (BOR)	2
Brown-out Reset (BOR)	2
Brown-out Reset (BOR)	; ;
Brown-out Reset (BOR)	; ;
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Start Condition (Case 1) 192 Bus Collision During a Repeated 192 Start Condition (Case 2) 192 Bus Collision During a Stop 193	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Start Condition (Case 1)192Bus Collision During a Repeated192Bus Collision During a Stop193Bus Collision During Start191	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Stop193Bus Collision During Start191Bus Collision During Start191	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Stop193Bus Collision During Start191Bus Collision During Start191Bus Collision During Start191Bus Collision During Start190	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Start Condition (Case 1) 192 Bus Collision During a Repeated 192 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 193 Bus Collision During Start 191 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Start Condition (Case 1) 192 Bus Collision During a Repeated 192 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During Start 193 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Stop193Bus Collision During Start191Bus Collision During Start191Bus Collision During Start190Bus Collision for Transmit and Acknowledge189Capture/Compare/PWM (CCP)328CLKO and I/O325	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 191 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 193 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 191 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57 Example SPI Master Mode (CKE = 0) 330	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Repeated 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 191 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57 Example SPI Master Mode (CKE = 0) 330 Example SPI Master Mode (CKE = 1) 331	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 193 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57 Example SPI Master Mode (CKE = 0) 330 Example SPI Slave Mode (CKE = 0) 332	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 193 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57 Example SPI Master Mode (CKE = 0) 330 Example SPI Slave Mode (CKE = 1) 331 Example SPI Slave Mode (CKE = 1) 333	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 191 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57 Example SPI Master Mode (CKE = 0) 330 Example SPI Slave Mode (CKE = 1) 331 Example SPI Slave Mode (CKE = 1) 333 External Clock (All Modes except PLL) 323	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 193 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57 Example SPI Master Mode (CKE = 0) 330 Example SPI Slave Mode (CKE = 1) 331 Example SPI Slave Mode (CKE = 1) 333 External Clock (All Modes except PLL) 323 Fail-Safe Clock Monitor (FSCM) 249	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Condition (Case 1) 193 Bus Collision During a Stop 193 Bus Collision During a Stop 193 Bus Collision During Start 191 Condition (SCL = 0) 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57 Example SPI Master Mode (CKE = 0) 330 Example SPI Slave Mode (CKE = 1) 331 Example SPI Slave Mode (CKE = 1) 333 External Clock (All Modes except PLL) 323 Fail-Safe Clock Monitor (FSCM) 249 First Start Bit 183	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Stop193Condition (Case 1)193Bus Collision During a Stop193Condition (Case 2)193Bus Collision During a Stop193Bus Collision During a Stop193Bus Collision During Start194Condition (SCL = 0)191Bus Collision During Start190Bus Collision for Transmit and Acknowledge189Capture/Compare/PWM (CCP)328CLKO and I/O325Clock, Instruction Cycle57Example SPI Master Mode (CKE = 0)330Example SPI Slave Mode (CKE = 1)331Example SPI Slave Mode (CKE = 1)333External Clock (All Modes except PLL)323Fail-Safe Clock Monitor (FSCM)249First Start Bit183Full-Bridge PWM Output146	
Brown-out Reset (BOR) 326 Bus Collision During a Repeated 192 Bus Collision During a Repeated 192 Bus Collision During a Repeated 192 Bus Collision During a Stop 193 Bus Collision During Start 193 Bus Collision During Start 191 Bus Collision During Start 190 Bus Collision for Transmit and Acknowledge 189 Capture/Compare/PWM (CCP) 328 CLKO and I/O 325 Clock Synchronization 175 Clock, Instruction Cycle 57 Example SPI Master Mode (CKE = 0) 330 Example SPI Master Mode (CKE = 1) 331 Example SPI Slave Mode (CKE = 1) 332 Example SPI Slave Mode (CKE = 1) 333 External Clock (All Modes except PLL) 323 Fail-Safe Clock Monitor (FSCM) 249 First Start Bit 183 Full-Bridge PWM Output 146	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Stop193Condition (Case 1)193Bus Collision During a Stop193Condition (Case 2)193Bus Collision During a Stop193Bus Collision During a Stop193Bus Collision During Start191Bus Collision During Start190Bus Collision During Start190Bus Collision for Transmit and Acknowledge189Capture/Compare/PWM (CCP)328CLKO and I/O325Clock Synchronization175Clock, Instruction Cycle57Example SPI Master Mode (CKE = 0)330Example SPI Slave Mode (CKE = 1)333External Clock (All Modes except PLL)323Fail-Safe Clock Monitor (FSCM)249First Start Bit183Full-Bridge PWM Output146Half-Bridge PWM Output145I ² C Bus Data334	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Stop193Condition (Case 1)193Bus Collision During a Stop193Condition (Case 2)193Bus Collision During a Stop193Bus Collision During Start193Condition (SCL = 0)191Bus Collision During Start190Bus Collision During Start190Bus Collision for Transmit and Acknowledge189Capture/Compare/PWM (CCP)328CLKO and I/O325Clock Synchronization175Clock, Instruction Cycle57Example SPI Master Mode (CKE = 0)330Example SPI Slave Mode (CKE = 1)331Example SPI Slave Mode (CKE = 1)333External Clock (All Modes except PLL)323Fail-Safe Clock Monitor (FSCM)249First Start Bit183Full-Bridge PWM Output146Half-Bridge PWM Output145I ² C Bus Data334I ² C Bus Start/Stop Bits334	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Stop193Condition (Case 1)193Bus Collision During a Stop193Condition (Case 2)193Bus Collision During a Stop193Bus Collision During Start193Bus Collision During Start191Bus Collision During Start190Bus Collision for Transmit and Acknowledge189Capture/Compare/PWM (CCP)328CLKO and I/O325Clock Synchronization175Clock, Instruction Cycle57Example SPI Master Mode (CKE = 0)330Example SPI Slave Mode (CKE = 1)333External Clock (All Modes except PLL)323Fail-Safe Clock Monitor (FSCM)249First Start Bit183Full-Bridge PWM Output146Half-Bridge PWM Output145I ² C Bus Data334I ² C Master Mode (Transmission,334	
Brown-out Reset (BOR)326Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Repeated192Bus Collision During a Stop193Condition (Case 1)193Bus Collision During a Stop193Condition (Case 2)193Bus Collision During a Stop193Bus Collision During Start193Condition (SCL = 0)191Bus Collision During Start190Bus Collision During Start190Bus Collision for Transmit and Acknowledge189Capture/Compare/PWM (CCP)328CLKO and I/O325Clock Synchronization175Clock, Instruction Cycle57Example SPI Master Mode (CKE = 0)330Example SPI Slave Mode (CKE = 1)331Example SPI Slave Mode (CKE = 1)333External Clock (All Modes except PLL)323Fail-Safe Clock Monitor (FSCM)249First Start Bit183Full-Bridge PWM Output146Half-Bridge PWM Output145I ² C Bus Data334I ² C Bus Start/Stop Bits334	

I ² C Slave Mode (Transmission, 7-bit Address) 171
I^2C Slave Mode with SEN = 0 (Reception,
10-bit Address) 172
I^2C Slave Mode with SEN = 0 (Reception,
7-bit Address)
1-bit Address)
I ² C Slave Mode with SEN = 1 (Reception,
10-bit Address) 177
I^2C Slave Mode with SEN = 1 (Reception,
7-bit Address) 176
Low-Voltage Detect
Low-Voltage Detect Characteristics
Low-voltage Delect Characteristics
Master SSP I ² C Bus Data
Master SSP I ² C Bus Start/Stop Bits
Parallel Slave Port (PIC18F4X20) 329
Parallel Slave Port (PSP) Read 115
Parallel Slave Port (PSP) Write 115
PWM Auto-Shutdown (PRSEN = 0,
Auto-Restart Disabled) 151
PWM Auto-Shutdown (PRSEN = 1,
Auto-Restart Enabled) 151
PWM Direction Change 148
•
PWM Direction Change at Near
100% Duty Cycle 148
PWM Output
Repeat Start Condition
Reset, Watchdog Timer (WDT), Oscillator Start-up
Timer (OST), Power-up Timer (PWRT)
Slave Mode General Call Address Sequence
(7 or 10-bit Address Mode) 178
Slave Synchronization
Slow Rise Time (MCLR Tied to VDD,
VDD Rise > TPWRT)51
SPI Mode (Master Mode) 160
SPI Mode (Slave Mode with CKE = 0) 162
SPI Mode (Slave Mode with CKE = 1) 162
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode
SPI Mode (Slave Mode with CKE = 1) 162
SPI Mode (Slave Mode with CKE = 1)162Stop Condition Receive or Transmit Mode188Synchronous Transmission206
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up 50
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up 50 50
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 50 50
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 50 50
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 34
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 34
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 207 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 34 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 36
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 208 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD). Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 34 Transition for Entry to SEC_IDLE Mode 34 34 Transition for Entry to SEC_RUN Mode 36 37
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 208 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 34 Transition for Entry to SEC_IDLE Mode 34 34 Transition for Entry to SIEC_RUN Mode 32 32 Transition for Entry to SIE Sep Mode 32 32 Transition for Two-Speed Start-up 34 34
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 208 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 34 Transition for Entry to SEC_IDLE Mode 34 34 Transition for Entry to SIEC_RUN Mode 32 32 Transition for Entry to SIE Sep Mode 32 32 Transition for Two-Speed Start-up 34 34
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 208 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 34 Transition for Entry to SEC_IDLE Mode 34 34 Transition for Entry to SIEC_RUN Mode 32 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL 208 Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD), VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 327 Transition for Entry to SEC_IDLE Mode 34 34 Transition for Entry to SLEC_RUN Mode 32 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Not Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 33 Transition for Wake from RC_RUN Mode 33
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Not Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 33 Transition for Wake from RC_RUN Mode 33
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Not Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SIC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 Transition for Wake from RC_RUN Mode 35
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Not Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD): Case 2 (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 33 Transition for Wake from RC_RUN Mode 35 35 Transition for Wake from RC_RUN Mode 35 35
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SIeep Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 Transition for Wake from RC_RUN Mode (RC_RUN to PRI_RUN) 35 Transition for Wake from SEC_RUN Mode (HSPLL) 34
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SIeep Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 Transition for Wake from RC_RUN Mode (RC_RUN to PRI_RUN) 35 Transition for Wake from SEC_RUN Mode (HSPLL) 34
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Not Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SIEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 Transition for Wake from RC_RUN Mode 35 Transition for Wake from RC_RUN Mode 35 Transition for Wake from 34 Transition for Wake from 35 Transition for Wake from 34 Transition for Wake from
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SIC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 Transition for Wake from RC_RUN Mode (RC_RUN to PRI_RUN) 35 Transition for Wake from RC_RUN Mode 34 Transition for Wake from RC_RUN Mode 34 Transition for Wake from PRI_IDLE Mode 33 Transition for Wake from RC_RUN Mode 35 Transition for Wake from Sleep (HSPLL) 34 Transition for Wake from Sleep (HSPLL) 34 Transition for Wake fro
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Not Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SIEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 Transition for Wake from RC_RUN Mode 35 Transition for Wake from RC_RUN Mode 35 Transition for Wake from 34 Transition for Wake from 35 Transition for Wake from 34 Transition for Wake from
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from PRI_IDLE Mode 33 Transition for Wake from RC_RUN Mode (RC_RUN to PRI_RUN) 35 Transition for Wake from Sleep (HSPLL) 34 Transition for Wa
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from RC_RUN Mode 33 (RC_RUN to PRI_RUN) 35 Transition for Wake from RC_RUN Mode 34 Transition for Wake from Sleep (HSPLL) 34 </td
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 36 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from RC_RUN Mode 33 (RC_RUN to PRI_RUN) 35 Transition for Wake from RC_RUN Mode 34 Transition for Wake from Sleep (HSPLL) 34 Transition to RC_IDLE Mode 33
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from RC_RUN Mode 33 (RC_RUN to PRI_RUN) 35 Transition for Wake from RC_RUN Mode 34 Transition for Wake from Sleep (HSPLL) 34 </td
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 32 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from RC_RUN Mode 33 (RC_RUN to PRI_RUN) 35 Transition for Wake from Sleep (HSPLL) 34 Transition for Wake from Sleep (HSPLL) 34 Transition for Wake from Sleep (HSPLL) 33 Transition for Wake from Sleep (HSPLL) 34 Transition for Wake from Sleep (HSPLL) 34 Transition for Wake from Sleep (HSPLL) 33 Transition to RC_IDLE Mode 33 </td
SPI Mode (Slave Mode with CKE = 1) 162 Stop Condition Receive or Transmit Mode 188 Synchronous Transmission 206 Synchronous Transmission (Through TXEN) 207 Time-out Sequence on POR w/ PLL Enabled (MCLR Tied to VDD) Enabled (MCLR Tied to VDD) 51 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 1 50 Time-out Sequence on Power-up (MCLR Not Tied to VDD): Case 2 50 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) 50 Timer0 and Timer1 External Clock 327 Transition for Entry to SEC_IDLE Mode 34 Transition for Entry to SEC_RUN Mode 36 Transition for Two-Speed Start-up (INTOSC to HSPLL) 247 Transition for Wake from RC_RUN Mode 33 (RC_RUN to PRI_RUN) 35 Transition for Wake from RC_RUN Mode 34 Transition for Wake from Sleep (HSPLL) 34 Transition to RC_IDLE Mode 33

Timing Diagrams and Specifications
A/D Conversion Requirements
Capture/Compare/PWM Requirements
CLKO and I/O Requirements
DC Characteristics - Internal RC Accuracy
Example SPI Mode Requirements
(Master Mode, CKE = 0)
Example SPI Mode Requirements
(Master Mode, CKE = 1)
Example SPI Mode Requirements
(Slave Mode, CKE = 0)332
Example SPI Slave Mode
Requirements (CKE = 1)
External Clock Requirements
I ² C Bus Data Requirements (Slave Mode)
Master SSP I ² C Bus Data Requirements
Master SSP I ² C Bus Start/Stop Bits
Requirements
Parallel Slave Port Requirements
(PIC18F4X20)
PLL Clock
Reset, Watchdog Timer, Oscillator Start-up
Timer, Power-up Timer and Brown-out
Reset Requirements
Timer0 and Timer1 External Clock
Requirements
USART Synchronous Receive Requirements
USART Synchronous Transmission
Requirements
Top-of-Stack Access
TRISE Register
PSPMODE Bit
TSTFSZ
Two-Speed Start-up
Two-Word Instructions
Example Cases
TXSTA Register
6
BRGH Bit198
U
USART
Asynchronous Mode
,
Associated Registers, Receive
Associated Registers, Transmit
Receiver
Transmitter202

Baud Rate Generator (BRG)	. 198
Associated Registers	. 198
Baud Rate Formula	. 198
Baud Rates, Asynchronous Mode	
(BRGH = 0, Low Speed)	. 199
Baud Rates, Asynchronous Mode	
(BRGH = 1, High Speed)	. 200
Baud Rates, Synchronous Mode	
(SYNC = 1)	. 201
High Baud Rate Select (BRGH Bit)	. 198
Operation in Power-Managed Mode	
Sampling	. 198
Serial Port Enable (SPEN Bit)	. 195
Setting Up 9-bit Mode with Address Detect	. 204
Synchronous Master Mode	. 206
Associated Registers, Reception	. 208
Associated Registers, Transmit	. 207
Reception	. 208
Transmission	. 206
Synchronous Slave Mode	. 209
Associated Registers, Receive	. 210
Associated Registers, Transmit	. 209
Reception	. 210
Transmission	. 209
V	
•	
Voltage Reference Specifications	. 319
\\/	

W

۷

Watchdog Timer (WDT)	237, 245
Associated Registers	
Control Register	245
During Oscillator Failure	
Programming Considerations	
WCOL	183
WCOL Status Flag	
WWW Address	
WWW, On-Line Support	5

Х

XORLW	296
XORWF	297

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent			
RE:	Reader Response				
Fro	m: Name				
	Address				
	Telephone: ()	FAX: ()			
Application (optional):					
Would you like a reply?YN					
Device: PIC18F2220/2320/4220/4320 Literature Number: DS39599F					
Que	estions:				
1.	1. What are the best features of this document?				
2.	2. How does this document meet your hardware and software development needs?				
3.					
З.	B. Do you find the organization of this document easy to follow? If not, why?				
4.	. What additions to the document do you think would enhance the structure and subject?				
5.	What deletions from the document of	ould be made without affecting the overall usefulness?			
6.	5. Is there any incorrect or misleading information (what and where)?				
7.	How would you improve this docume	ent?			
	- ,				

PIC18F2220/2320/4220/4320 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	− X /XX XXX Temperature Package Pattern Range	 Examples: a) PIC18LF4320-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301. b) PIC18LF2220-I/SO = Industrial temp.,
Device	PIC18F2220/2320/4220/4320 ⁽¹⁾ , PIC18F2220/2320/4220/4320T ^(1,2) ; VDD range 4.2V to 5.5V PIC18LF2220/2320/4220/4320T ⁽¹⁾ , PIC18LF2220/2320/4220/4320T ^(1,2) ; VDD range 2.0V to 5.5V	 c) PICIBLI 2220-I/SO = Industrial temp., SOIC package, Extended VDD limits. c) PIC18F4220-I/P = Industrial temp., PDIP package, normal VDD limits.
Temperature Range Package	I = -40° C to $+85^{\circ}$ C (Industrial) PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN	 Note 1: F = Standard Voltage Range LF = Wide Voltage Range 2: T = in tape and reel – SOIC and TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820